Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Systems and methods to provide report part via a web service
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
Antenna support device
PLL circuit
System and method for investing public deposits
Sealing member for piezoelectric resonator device, and piezoelectric resonator device
Cup
  Randomly Featured Patents
Method and system for reducing average branch resolution time and effective misprediction penalty in a processor
Swiveling apparatus for a monitor apparatus
Method and structure for a semiconductor fuse
Ignition systems having a series connection of a switch/inductor and a capacitor
Drink dispenser
Modified superabsorbent polymer based on polyacrylonitrile emulsions
Coupling
Modular wall system
Latch assembly
Thread gripper for a rapier of a rapier loom