Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Wine cellar alarm system
Handling errors in a data processing system
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Preserving and handling native data in hybrid object trees
Flexible quantization
Expressive grouping for language integrated queries
Optoelectronic devices and a method for producing the same
  Randomly Featured Patents
Packet hopping system with sliding frequency, and transciever for the system
Audio path diagnostics
Low temperature methods of etching semiconductor substrates
Cannister and upright vortex vacuum cleaners
Flywheel energy storage system
Word scramble games for stimulating brain and physical health
Image sensing apparatus with shielding for unit blocks of a common processing circuit of plural pixels
Hologram recording medium, hologram recording apparatus and method, and computer program
Manhole covering
Harness holder and harness layout structure thereby