Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Optical packet signal transmission device and WDM optical communication network
Display screen with graphical user interface
System and method for data reconfiguration in an optical communication network
Method for enhanced subsurface electromagnetic sensitivity
Method and device for monitoring and analyzing signals
System and method for supporting fibre channel over ethernet communication
Semiconductor device having vertical channel
  Randomly Featured Patents
Cold starting of gasoline fueled fuel cell
Air entrainment with polyoxyalkylene copolymers for concrete treated with oxyalkylene SRA
Switch
Depletion-mode transistor that eliminates the need to separately set the threshold voltage of the depletion-mode transistor
Molded dunnage for fluorescent tubes
Electrospray systems and methods
Mammalian neuralized family transcriptional regulators and uses therefor
MTI System processor and method
Image sensor and method for manufacturing the same
Therapy delivery system having an open architecture and a method thereof