Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Fibrous laminate interface for security coatings
Semiconductor device and manufacturing method thereof
SRB enhancement on HS-DSCH during cell change
Means to securely fixate pacing leads and/or sensors in vessels
Pose-variant face recognition using multiscale local descriptors
Browsing or searching user interfaces and other aspects
Methods of forming activated carbons
  Randomly Featured Patents
Pipe element for a heat exchanger and a heat exchanger with the pipe element
Apparatus and method for detecting a splice in a running length of web
Grooved optical data storage device including a chalcogenide memory layer
Spark ignited combustion engine analyzer
Device for error recognition in a digital signal evaluation unit
Air-fuel ratio control apparatus for an internal combustion engine
Profiled rail and floorboard for flooring system
Decorative laminate comprising an inherently gluable backing sheet and processes for making same
Method and apparatus for adjusting the picture definition on the camera lens of a motion picture camera
Monitoring apparatus, management method and program therefor, and management apparatus and management method and program therefor