Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Method and apparatus for detection of LVDT core fallout condition
Method and system for video parameter analysis and transmission
Liquid-filled protein-phosphatidic acid capsule dispersions
Method for accessing wireless network
Remedy for overactive bladder comprising acetic acid anilide derivative as the active ingredient
SRAM cells using shared gate electrode configuration
Systems and methods for port mirroring with network-scoped connection-oriented sink
  Randomly Featured Patents
Fluid power regenerator
Toaster oven with timer display
Conveyor table having selectively enabled conveyor elements
Imager system with gain control means
Smoking article and filter therefor
Topical tempo
Bottom of hollow ware obtained by the blow moulding or stretch-blow moulding of a thermoplastic hollow ware preform having such a bottom
Sealing composition having corrosion inhibitor therein
Protective coating for abrasive dental tools and burs
System and method for graphically configuring a video call