Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Using interrupted through-silicon-vias in integrated circuits adapted for stacking
Pipette device
Round carrying case
System and method for oscillator frequency control
Signal conversion control circuit for touch screen and method thereof
Plate
Compositions and methods for inhibition of MMP13:MMP-substrate interactions
  Randomly Featured Patents
3D-well log invention
Electrical machine drive system including an optical position transducer circuit and method of operating
Earphone spiro-device
Recording material guiding device and recording apparatus
Microemulsion detergent composition containing specific ethoxylated alcohol based surfactant system
Three-dimensional solid arranging/editing method in a computer graphic system and system
Injection molded endodontic brush
Battery vent cap
EMI shielding scheme using sandwiched sheet metal
System with call forward profile