Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
Query optimization with awareness of limited resource usage
Binary-to-gray converting circuits and gray code counter including the same
System and method for locating, tracking, and/or monitoring the status of personnel and/or assets both indoors and outdoors
Modular connector for touch sensitive device
Adaptive period network session reservation
Method for production of fermentable sugars from biomass
Semiconductor memory device
  Randomly Featured Patents
Method for improving the activity maintenance of a plasma initiator
High pressure drop endothermic process
Fire fighting service vehicle
Domestic fabric article refreshment in integrated cleaning and treatment processes
Automotive glass enclosure retaining fixture
Exhaust gas purification system of internal combustion engine
Method of data protection for communication device
Comfort wheelchair
Dispersion compensation in a chirped pulse amplification system
Iterated image transformation and decoding apparatus and method, and recording medium