Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-layer semiconductor integrated circuits enabling stabilizing photolithography process parameters, the photomask being used, and the manufacturing method thereof










Image Number 3 for United States Patent #7241558.

Stabilization of photolithography process parameters, the photomask being used, and the manufacturing method thereof is provided where a formal pattern layout is combined with a dummy pattern. A photomask is manufactured by utilizing the combined pattern layout so that density changes between the pattern structure layers of the multi-layer semiconductor integrated circuits are minimized.








 
 
  Recently Added Patents
(4931
Apparatus for controllable delay cell and associated methods
System for non-destructive image processing
Manufacturing method power semiconductor device
Data feed management
Emergency call notification for network services
Redundant parallel operation of motor vehicle electrical system generators
  Randomly Featured Patents
Photographic camera assembly having a plurality of lenses and associated method
Combined portable cooler with audio system
Synchronizing signal selecting circuit
Carrier locking system for pendulum conveyor
Furniture support
Reoccuring keying system
Device and a method for polarized illumination of a micro-display
Phytase variants
Device for monitoring the state of a window pane
Optical switch and method for producing the optical switch