Resources Contact Us Home
Method and arrangement for developing core loading patterns in nuclear reactors

Image Number 16 for United States Patent #7231333.

In the method, a set of limits applicable to a core may be defined, and a test core loading pattern design, to be used for loading the core, may be determined based on the limits. Reactor operation on at least a subset of the core may be simulated to produce a plurality of simulated results. The simulated results may be compared against the limits, and data from the comparison may indicate whether any of the limits were violated by the core during the simulation. A designer or engineer may use the data to modify the test core loading pattern, creating one or more derivative core loading pattern design(s) for simulation and eventual perfection as an acceptable core loading pattern design for the core.

  Recently Added Patents
Method and system for minimizing the accumulated offset error for an analog to digital converter
Stacked memory device for a configurable bandwidth memory interface
Secure portable token and systems and methods for identification and authentication of the same
Methods and apparatus for building bus interconnection networks using programmable interconnection resources
Method, medium, and system for flipping a list
Gate driving circuit having improved tolerance to gate voltage ripple and display device having the same
Three-dimensional shape measuring apparatus, three-dimensional shape measuring method, and three-dimensional shape measuring program
  Randomly Featured Patents
Method and system for clustering data in parallel in a distributed-memory multiprocessor system
System and method for alarm recovery for an electrolyzer cell module
Semiconductor memory device and semiconductor system including the same
Integrated circuit with high output current I.sup.2 L transistor
Image processing apparatus, image processing method and computer program
Computer casing
Device for actuation of rollers using a feed tray in a laminator
Process and apparatus for the continuous casting of metal
Semiconductor planarization process for submicron devices
C-glycoside compounds for stimulating the synthesis of glycosaminoglycans