Resources Contact Us Home
Nanoscale latch-array processing engines

Image Number 18 for United States Patent #7227379.

One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions. Nanoscale-latch arrays can be combined and interconnected in an almost limitless number of different ways to construct arbitrarily complex, sequential, parallel, or both parallel and sequential computing engines that represent additional embodiments of the present invention.

  Recently Added Patents
Semiconductor device manufacturing method and device for same
Power supply device
Tomlinson Harashima precoding with additional receiver processing in a multi-user multiple-input multiple-output wireless transmission system
Method and system for facilitating micropayments in a financial transaction system
Data management tool
Use of tris(hydroxymethyl) aminomethane for the stabilization of peptides, polypeptides and proteins
Method for transforming a single reactor line
  Randomly Featured Patents
Imaging system for vehicle
Silver halide color photographic material
Hyperbolic sine and cosine functional circuits, squaring circuit, and OTA consisting of two differential circuits with a dynamic bias current
Distance measuring method, distance measuring device using same, and distance measuring structure using same
Multi-chip semiconductor connector assemblies
Method of manufacturing a very deep STI (shallow trench isolation)
Dog shaped thermal pack
N-substituted glycine derivatives as enzyme inhibitors
Arctic island
Process for preparing methylhydrogenpolysiloxanes having trimethylsilyl end groups