Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Nanoscale latch-array processing engines










Image Number 13 for United States Patent #7227379.

One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions. Nanoscale-latch arrays can be combined and interconnected in an almost limitless number of different ways to construct arbitrarily complex, sequential, parallel, or both parallel and sequential computing engines that represent additional embodiments of the present invention.








 
 
  Recently Added Patents
Method to alter silicide properties using GCIB treatment
Heat shield and laminated glass
Micro vein enhancer
Method, system, and computer program product for scoring theoretical peptides
Radio link monitoring (RLM) and reference signal received power (RSRP) measurement for heterogeneous networks
Identifying users of remote sessions
Method and device for managing devices in device management system
  Randomly Featured Patents
Test circuit and a redundancy circuit for an internal memory circuit
Arrangement in connecting with cooling equipment for cooling billets
Face shear mode quartz crystal resonator
Building support vector machines with reduced classifier complexity
Kalanchoe plant
Frequency synthesizer having modulation deviation correction via presteering stimulus
Nonvolatile memory utilizing MIS memory transistors with function to correct data reversal
Techniques to map and de-map signals
Liquid crystal display having sealant observation windows
Dual sidestepping SWIF and method