Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Nanoscale latch-array processing engines










Image Number 12 for United States Patent #7227379.

One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions. Nanoscale-latch arrays can be combined and interconnected in an almost limitless number of different ways to construct arbitrarily complex, sequential, parallel, or both parallel and sequential computing engines that represent additional embodiments of the present invention.








 
 
  Recently Added Patents
Pear-shaped convertible reading glasses
Method for computing an energy efficient route
Reading apparatus and reading method
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Systems and methods for simultaneously configuring multiple independent backups
Method of manufacturing semiconductor device
Method of creating animatable digital clone from multi-view images
  Randomly Featured Patents
Polarity dependent switch for resistive sense memory
Intervertebral disk prosthesis provided with anchor means
Multi-purpose poultry roaster and baking rack
Hydraulic control device with movable valve
Prognosis of faults in electronic circuits
Amide forming chemical ligation
Multi-protocol lock manager
Interactive network directory service with integrated maps and directions
Over the road trailer with adjustable bed configuration
Integrated circuit comprising a gradually doped bipolar transistor and corresponding fabrication process