Resources Contact Us Home
Nanoscale latch-array processing engines

Image Number 12 for United States Patent #7227379.

One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions. Nanoscale-latch arrays can be combined and interconnected in an almost limitless number of different ways to construct arbitrarily complex, sequential, parallel, or both parallel and sequential computing engines that represent additional embodiments of the present invention.

  Recently Added Patents
Golf club cover
Optical disc drive having a tray for loading a disc using supporting portions
Image processing system, image processing method and program for image processing
Fractal method for detecting and filling data gaps within LiDAR data
Utility knife
Direct mode adapter based shortcut for FCoE data transfer
Methods, systems and computer program products for importing data from an edge router to a network management system
  Randomly Featured Patents
Magazine display rack
Electrical on-off-starting operation control system for engines requiring pre-heat time, such as automotive Diesel engines
Semiconductor device and control method thereof
Motion activated amplifier
Integrated processor including a device for multiplexing external pin signals
Apparatus and method for processor power measurement in a digital signal processor using trace data and simulation techniques
Spathiphyllum plant named `Maria`
Runtime reconfiguration of reconfigurable circuits
Electric power plant for motor driven vehicles