Resources Contact Us Home
Nanoscale latch-array processing engines

Image Number 11 for United States Patent #7227379.

One embodiment of the present invention is an array of nanoscale latches interconnected by a nanowire bus to form a latch array. Each nanoscale latch in the nanoscale-latch array serves as a nanoscale register, and is driven by a nanoscale control line. Primitive operations for the latch array can be defined as sequences of one or more inputs to one or more of the nanowire data bus and nanoscale control lines. In various latch-array embodiments of the present invention, information can be transferred from one nanoscale latch to another nanoscale latch in a controlled fashion, and sequences of information-transfer operations can be devised to implement arbitrary Boolean logic operations and operators, including NOT, AND, OR, XOR, NOR, NAND, and other such Boolean logic operators and operations, as well as input and output functions. Nanoscale-latch arrays can be combined and interconnected in an almost limitless number of different ways to construct arbitrarily complex, sequential, parallel, or both parallel and sequential computing engines that represent additional embodiments of the present invention.

  Recently Added Patents
Multiple input multiple output transceiver
Storage system with LU-setting function
Commissioning incoming packet switched connections
Correlating trace data streams
Key management using quasi out of band authentication architecture
Television receiver
  Randomly Featured Patents
Chrysanthemum plant named `Honey Yograceland`
Photosensitive electric toy car
Method and system for restoring data
Microcomputer with multiple memories for storing data
Kitchen utensil for cooking and heating of food
Freefall arrestor
Non-skid floor tile
Method and apparatus for hybrid resetting states proportional-integral-derivative and lag controllers
High speed maglev design