Resources Contact Us Home
System for switching data using dynamic scheduling

Image Number 8 for United States Patent #7218637.

An architecture and related systems for improving the performance of non-blocking data switching systems. In one embodiment, a switching system includes an optical switching core coupled to a plurality of edge units, each of which has a set of ingress ports and a set of egress ports. The switching system also contains a scheduler that maintains two non-blocking data transfer schedules, only one of which is active at a time. Data is transferred through the switching system according to the active schedule. The scheduler monitors the sufficiency of data transferred according to the active schedule and, if the currently active schedule is insufficient, the scheduler recomputes the alternate schedule based on demand data received from the edges/ports and activates the alternate schedule. A timing mechanism is employed to ensure that the changeover to the alternate schedule is essentially simultaneous among the components of the system.

  Recently Added Patents
Method and system for remapping processing elements in a pipeline of a graphics processing unit
Validating the configuration of distributed systems
Autonomous adaptation of transmit power
Digital rights management for media streams
Methods of modulating interleukin-22 and immune response by notch regulators
Systems and methods for redox flow battery scalable modular reactant storage
Photoelectric conversion apparatus
  Randomly Featured Patents
Method for activating an occupanct restraint in a vehicle
Wireless receiver with amplifier
Trimbit circuit for flash memory
Method for assigning tracks on a magnetic data storage disk to different read/write frequency zones
Noncontacting finger seal with hydrodynamic foot portion
Suit jacket
Apparatus for feeding electrical energy into a power grid and DC voltage converter for such an apparatus
Round cable adaptor for modular plug
Fluoropolymer-containing sol-gel coating
Method and apparatus for reading analog values stored in floating gate NAND structures