Resources Contact Us Home
Low resistance shield

Image Number 10 for United States Patent #7196600.

A flat multi-layer arrangement (1; 1a 1f) of superconducting wires (4,5) with normally conducting substrate (17) and at least one fiber (16) which is electrically conductingly connected to the substrate (17) and is superconducting under predetermined operating conditions is characterized in that the superconducting wires (4, 5) in a respective layer (2, 3; 22, 23) are substantially disposed such that they do not cross. A resistive electric contact is provided between the superconducting wires (4, 5) of different layers (2,3; 22, 23) and the superconducting wires (4, 5) of at least two neighboring layers (2, 3; 22, 23) do cross, wherein no closed superconducting loops are present in the arrangement (1; 1a 1f). This arrangement permits shielding of the working volume of a magnet coil arrangement against low-frequency stray fields in an efficient and reliable manner.

  Recently Added Patents
Ranging method and apparatus in passive optical network
Equipment to facilitate money transfers into bank accounts
Charge pump circuit and power-supply method for dynamically adjusting output voltage
Portion of a display panel with an ambiguous facial expression icon
Methods of packaging imager devices and optics modules, and resulting assemblies
Wearable display device
Packet communication system and packet communication method, and node and user device
  Randomly Featured Patents
Black box timing modeling method and computer system for latch-based subsystem
Compact selective oxidizer assemblage for a fuel cell power plant
Method for mapping of sea level undulations with applications to hydrocarbon prospecting
Spool valve and method of making the same
Magnetic recording head having a plurality of shield layers
Apparatus and method for rapid fault detection and transfer in a utility-interactive uninterruptible power supply
Rail for an automatic monorail system
Multiple bit magnetic memory cell
Horse bit
Semiconductor memory device with precharging voltage level unchanged by defective memory cell