Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power amplifier control technique for enhanced efficiency










Image Number 2 for United States Patent #7193459.

A power amplifier configuration including power amplifier circuitry and power control circuitry and having improved Power Added Efficiency (PAE) is provided. The power amplifier circuitry includes one or more input amplifier stages in series with a final amplifier stage. The power control circuitry provides a variable supply voltage to the input amplifier stages based on an adjustable power control signal. The final amplifier stage is powered by a fixed supply voltage. In operation, as output power of the power amplifier is reduced from its highest power level, the variable supply voltage is reduced. Accordingly, RF power of an amplified signal provided to the final amplifier stage from the input amplifier stages decreases, and the final amplifier stage transitions from saturation to linear operation, thereby increasing the gain of the final amplifier stage. Thus, a desired output level can be maintained while operating at lower current levels.








 
 
  Recently Added Patents
Method and apparatus for analysis of histopathology images and its application to cancer diagnosis and grading
Color LED display device without color separation
Electronic device with multi-orientation
Method of manufacturing touch panel
Nonvolatile semiconductor storage device and a manufacturing method thereof
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Nonvolatile semiconductor memory device
  Randomly Featured Patents
Method and system for generating a list of maneuvers for navigation of a vehicle
Poly(mono-1-olefin) compositions
Combined integrated circuit package carrier and socket assembly
Tank for garden sprayer
Optical fiber cabinet
Fastening assembly and method for securing footwear to a binding
Input circuit having updated output signal synchronized to clock signal
Apparatus and method for addressing a variable sized block of memory
Illuminating glove
Lock having integral status indicators