Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Wafer with vertical diode structures










Image Number 13 for United States Patent #7170103.

A method of making a vertical diode is provided, the vertical diode having associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer covers the interior surface of the diode opening and contacts the active region. The diode opening is initially filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that is heavily doped with a first type dopant and a bottom portion that is lightly doped with a second type dopant. The top portion is bounded by the bottom portion so as not to contact the titanium silicide layer. For one embodiment of the vertical diode, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.








 
 
  Recently Added Patents
Dihydronaphthyridinyl(organo)methanone analogs as positive allosteric mGluR5 modulators
Light emitting device
Crowd control barrier II
Multi-touch recognition resistive touch screen for recognizing multi-touch coordinates through capacitor charging time
Polishing composition
Method and device for processing broadcast packets/multicast control messages
Apparatus for generating electrical energy from rocking activated energy
  Randomly Featured Patents
Data processing apparatus, data processing method, data processing system, storage medium and program
Flow modifier for submerged intake screen
Thin-film magnetic head and method for fabricating the same
Helicopter weight measurement
Ethernet topology change notification and nearest neighbor determination
Hybrid photovoltaic cell module
Dipole antenna element
Pneumatic radial tire
Process for cracking high-boiling hydrocarbons using continuous addition of acidity enhancing additives
Parity-based error detection in a memory controller