Resources Contact Us Home
Wafer with vertical diode structures

Image Number 13 for United States Patent #7170103.

A method of making a vertical diode is provided, the vertical diode having associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer covers the interior surface of the diode opening and contacts the active region. The diode opening is initially filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that is heavily doped with a first type dopant and a bottom portion that is lightly doped with a second type dopant. The top portion is bounded by the bottom portion so as not to contact the titanium silicide layer. For one embodiment of the vertical diode, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.

  Recently Added Patents
Signal processing apparatus, display apparatus having the same, and signal processing method
User control of replacement television advertisements inserted by a smart television
Catecholic butanes and use thereof for cancer therapy
Method and system for modifying satellite radio program subscriptions in a mobile vehicle
Digital photographing apparatus
Solar power system with communication network utilizing magnetic fields
Power management systems and designs
  Randomly Featured Patents
Information data processing and audio message delivering system
Neighborhood transformation logic circuitry for an image analyzer system
Androgen regulated prostate specific nucleic acids
Organic compounds 75074
Thermoelectric material and method for manufacturing the same
Preparation of synthetic hydrocarbon lubricants
High frequency semiconductor device having source, drain, and gate leads
X-ray cassette
Method and apparatus for optimizing the exhaust system of a two cycle engine
Circuit breaker interlock devices, systems, and methods