Resources Contact Us Home
Wafer with vertical diode structures

Image Number 13 for United States Patent #7170103.

A method of making a vertical diode is provided, the vertical diode having associated therewith a diode opening extending through an insulation layer and contacting an active region on a silicon wafer. A titanium silicide layer covers the interior surface of the diode opening and contacts the active region. The diode opening is initially filled with an amorphous silicon plug that is doped during deposition and subsequently recrystallized to form large grain polysilicon. The silicon plug has a top portion that is heavily doped with a first type dopant and a bottom portion that is lightly doped with a second type dopant. The top portion is bounded by the bottom portion so as not to contact the titanium silicide layer. For one embodiment of the vertical diode, a programmable resistor contacts the top portion of the silicon plug and a metal line contacts the programmable resistor.

  Recently Added Patents
Washing machine
Encoding method, decoding method, encoding device, decoding device, program, and recording medium
5-phenyl-pentanoic acid derivatives as matrix metalloproteinase inhibitors for the treatment of asthma and other diseases
Devices including composite thermal capacitors
Cleaning device, and image forming apparatus, process cartridge, and intermediate transfer unit each including the cleaning device
Method for computer-based determination of a position in a map, navigation device and mobile radio telephone
Stepped delay control of integrated switches
  Randomly Featured Patents
Hall effect element having a wide cross shape with dimensions selected to result in improved performance characteristics
Heterocyclic compounds having anti-diabetic activity and their use
Ski pole hand shield
Electrical machine with electronic power unit for conversion
High pressure polymerization process
Ink jet printing method and ink jet printer
Vibrating screen tensioning apparatus and method
Dynamic phase alignment circuit
Circuit for I/O clock generation