Resources Contact Us Home
Printed circuit patterned embedded capacitance layer

Image Number 5 for United States Patent #7138068.

A method is disclosed for fabricating a patterned embedded capacitance layer. The method includes fabricating (1305, 1310) a ceramic oxide layer (510) overlying a conductive metal layer (515) overlying a printed circuit substrate (505), perforating (1320) the ceramic oxide layer within a region (705), and removing (1325) the ceramic oxide layer and the conductive metal layer in the region by chemical etching of the conductive metal layer. The ceramic oxide layer may be less than 1 micron thick.

  Recently Added Patents
Double patterning method using tilt-angle deposition
Business flow processing method and apparatus
Package for a medicinal product
Image processing device and information storage medium including motion vector information calculation
Imaging lens
Image forming apparatus
Signal conversion control circuit for touch screen and method thereof
  Randomly Featured Patents
Release agent donor member having fluorocarbon thermoplastic random copolymer overcoat
Rotary injection molding apparatus and method for use
FPGA architecture with mixed interconnect resources optimized for fast and low-power routing and methods of utilizing the same
Sound system and method of sound reproduction
Plug with improved conductive sheetmetals
Method for extrusion molding a medical application tube
Carrier ring for a propeller blade system
Enzymatic DNA molecules
Cryptography private key storage and recovery method and apparatus
Composition and method for detecting counterfeit paper currency