Resources Contact Us Home
Printed circuit patterned embedded capacitance layer

Image Number 5 for United States Patent #7138068.

A method is disclosed for fabricating a patterned embedded capacitance layer. The method includes fabricating (1305, 1310) a ceramic oxide layer (510) overlying a conductive metal layer (515) overlying a printed circuit substrate (505), perforating (1320) the ceramic oxide layer within a region (705), and removing (1325) the ceramic oxide layer and the conductive metal layer in the region by chemical etching of the conductive metal layer. The ceramic oxide layer may be less than 1 micron thick.

  Recently Added Patents
Architectural panel with millet and grass
Apparatus for focus beam analysis of high power lasers
Differentiated PSIP table update interval technology
Method and system for dynamic storage tiering using allocate-on-write snapshots
Method for correcting integrating cavity effect for calibration and/or characterization targets
Phase noise extraction apparatus and technique
Optical article comprising a temporary anti-fogging coating with improved durability
  Randomly Featured Patents
Process for removing impurities from petroleum products
Merging semantically similar clusters based on cluster labels
Method of manufacturing a seamless pipe
Method for preparation of emulsifier for emulsion polymerization
Method for operating a navigation system for a vehicle and corresponding navigation system
Water heater
Pyrochemical separation of plutonium from irradiated nuclear fuels, by thermal decomposition in molten nitrates
Purine and isosteric antibacterial compounds
Vehicle rear suspension mounting structure
Method for preventing reduction in a reproduced output of a servo signal in a magnetic recording medium