Resources Contact Us Home
Printed circuit patterned embedded capacitance layer

Image Number 5 for United States Patent #7138068.

A method is disclosed for fabricating a patterned embedded capacitance layer. The method includes fabricating (1305, 1310) a ceramic oxide layer (510) overlying a conductive metal layer (515) overlying a printed circuit substrate (505), perforating (1320) the ceramic oxide layer within a region (705), and removing (1325) the ceramic oxide layer and the conductive metal layer in the region by chemical etching of the conductive metal layer. The ceramic oxide layer may be less than 1 micron thick.

  Recently Added Patents
Photoelectric conversion apparatus
Pharmaceutical and diagnostic compositions for use in the treatment and diagnosis of neurodegenerative diseases or amyloid diseases
Method and system for presenting live video from video capture devices on a computer monitor
Article based on a composition containing a crosslinked blend of elastomers
Method and apparatus for triggering expiration of a data tag device
Method of controlling an indentation depth of an electrode into a metal substrate during welding
Base station synchronization for a single frequency network
  Randomly Featured Patents
Fungal transcriptional activator useful in methods for producing polypeptides
Jacketed pipe assembly formed of corrugated metal tubes
Retrieval system of secondary data added documents in database, and program
Method and apparatus for automatic chat room source selection based on filtered audio input amplitude of associated data streams
Light radiation stand
Manual pad printer
Monitoring system comprising infrared thermopile detector
Trash container support bracket
Method and system for increasing tensile stress in a thin film using multi-frequency electromagnetic radiation
Single optical fiber connector utilizing elastomeric alignment device