Resources Contact Us Home
Printed circuit patterned embedded capacitance layer

Image Number 3 for United States Patent #7138068.

A method is disclosed for fabricating a patterned embedded capacitance layer. The method includes fabricating (1305, 1310) a ceramic oxide layer (510) overlying a conductive metal layer (515) overlying a printed circuit substrate (505), perforating (1320) the ceramic oxide layer within a region (705), and removing (1325) the ceramic oxide layer and the conductive metal layer in the region by chemical etching of the conductive metal layer. The ceramic oxide layer may be less than 1 micron thick.

  Recently Added Patents
Device for determining the absolute angular position of the steering wheel of an electric power-assisted steering column of a motor vehicle using weighted dynamic parameters of the vehicle
Receiver and transmitter receiver system
Image correction method
Methods and system for displaying segmented images
Watch chain
Tray for microwave cooking and folding of a food product
  Randomly Featured Patents
Method of forming a metal silicide layer on a polysilicon gate structure and on a source/drain region of a MOSFET device
Content identification for peer-to-peer content retrieval
Sealing structure for use in a rotary, heat-regenerative heat exchanger
Electronic control system for fuel metering in an internal combustion engine
Continuously moving highway reconstruction device
Analgesic compositions containing 1,2-dihydro-2-oxoquinol-4-ylpropionic acid derivatives
Methods and devices for image processing with higher harmonics of an illumination grating
Method for preparing packing for a sodium-mercury amalgam decomposer reactor
Methods and apparatus for secure data processing and transmission
Suture anchor