Resources Contact Us Home
Printed circuit patterned embedded capacitance layer

Image Number 3 for United States Patent #7138068.

A method is disclosed for fabricating a patterned embedded capacitance layer. The method includes fabricating (1305, 1310) a ceramic oxide layer (510) overlying a conductive metal layer (515) overlying a printed circuit substrate (505), perforating (1320) the ceramic oxide layer within a region (705), and removing (1325) the ceramic oxide layer and the conductive metal layer in the region by chemical etching of the conductive metal layer. The ceramic oxide layer may be less than 1 micron thick.

  Recently Added Patents
Externally gapped line arrester
System and method for order placement in an electronic trading environment
RF power amplifier circuit with mismatch tolerance
Apparatus for transmitting and receiving data in a wireless communication system and method thereof
Coordinated garbage collection for raid array of solid state disks
Triazolylphenyl sulfonamides as serine/threonine kinase inhibitors
  Randomly Featured Patents
Cassette delivery system
Anti-ulcer urea derivatives
Semiconductor device
Solid soap and a process for the production thereof
Methods of forming silicon dioxide layers, and methods of forming trench isolation regions
Wheel chair for disabled persons
Method of detecting engine speed for detecting misfires in an internal combustion engine
Label delaminating and applying device
Vein authentication device
Chamber with adjustable volume for cell culture and organ assist