Resources Contact Us Home
System and method for reading and writing a thread state in a multithreaded central processing unit

Image Number 15 for United States Patent #7120783.

A system and method for enabling multithreading in a embedded processor, invoking zero-time context switching in a multithreading environment, scheduling multiple threads to permit numerous hard-real time and non-real time priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple states of the multiple threads in the processor core.

  Recently Added Patents
Alkaline battery
Method of sheet alignment and method of post-processing comprising the same and method of image formation
Organic light-emitting display and method of manufacturing the same
Reaction medium for detecting and/or identifying bacteria of the Legionella genus
Method for forming ventilation holes in an electrode plate
Reserving a time block in a calendar application to account for a travel time between geographic locations of appointments
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
  Randomly Featured Patents
Water based polyvinylchloride dispersion coating composition stabilized with iron carboxylates
Multi-layer filter dust bag for a vacuum cleaner
Article feeding arrangement
Institutional mattress
Apparatus for connecting data points on a cathode ray tube display and method therefor
Apparatus and method for stereo television sound
Pad-on-via assembly technique
Handgun safety apparatus
Hardware acceleration system for logic simulation using shift register as local cache
Process for making polyvinylidene fluoride power coatings and coating formulations