Resources Contact Us Home
System and method for reading and writing a thread state in a multithreaded central processing unit

Image Number 15 for United States Patent #7120783.

A system and method for enabling multithreading in a embedded processor, invoking zero-time context switching in a multithreading environment, scheduling multiple threads to permit numerous hard-real time and non-real time priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple states of the multiple threads in the processor core.

  Recently Added Patents
Pixel circuit
System and method for testing an integrated circuit embedded in a system on a chip
Dual gate electronic memory cell and device with dual gate electronic memory cells
State detection device, electronic apparatus, measurement system and program
Aircraft drive
Systems and methods for sensing external magnetic fields in implantable medical devices
Parallel processing computer systems with reduced power consumption and methods for providing the same
  Randomly Featured Patents
Thiazole compounds and methods of modulating signal transduction
Router table top
Controller for entrance
Warp-resistant reinforced thermoplastic compositions comprising polyester resins and zinc stearate
Front cover for a handset
Retractor apparatus
Method for mass transfer of micro-patterns onto medical devices
Garden arbor
Vertical/short take-off and landing aircraft
Preparation of triblock copolymers