Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
Owner-brokered knowledge sharing machine
Data portal for concurrent assessment
Female urine funnel
Plants and seeds of hybrid corn variety CH450823
Case for electronic device
Spoofing detection for civilian GNSS signals
  Randomly Featured Patents
Suggesting and refining user input based on original user input
Flake ice maker
Electronic camera
Particulate metal oxide
Liquid crystal imprinting
Copolymers containing aminoplast units and use thereof as a dispersing agent or stabilizers
Locking window device
Toy projectile system
Image reading apparatus, image forming apparatus, light quantity acquisition method and computer readable medium