Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
System and method for terminating communication sessions with roaming mobile devices
Method of stimulating tissue healing
Adjustable box extender
PMI feedback with codebook interpolation
Compositions of quaternary ammonium compounds containing bioavailability enhancers
Instance management of code in a database
Developing device
  Randomly Featured Patents
Engine vibration elimination system and variable stroke characteristic engine
Memory cell formed using a recess and methods for forming the same
Moving slab laser
Enzyme electrode
Interfacing method for network printers
Molding multi-layered articles using coinjection techniques
Carburetor for IC engines and an idling insert therefor
Chalkline holder
Densitometer for photography