Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
Apparatus and method for foreground detection
Motor vehicle, toy and/or replica
Lighting fixture
ASICs having programmable bypass of design faults
Optical analysis device, optical analysis method and computer program for optical analysis
Pattern data conversion for lithography system
Voltage generating system and memory device using the same
  Randomly Featured Patents
Circuit for testing pumped voltage gates in a programmable gate array
Heat pump defrosting operation
Hologram production technique
Pulsed ultrasonic stir welding system
Method and apparatus for flexible interconnection of computer system components
Noise elimination in a USB codec
Magnetoresistive memory using large fractions of memory cell films for data storage
Knife head, particularly for polygonal turning machines
Screen cloth insertion apparatus and method
Low drift flat spray nozzle and method