Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
Electrostatic charger and image forming apparatus
All-in-one information handling system
Light-emitting device package and method of manufacturing the same
Flexible pouch
Virtual links in a routed ethernet mesh network
Vehicle and communication monitoring
Single-lens reflex digital camera which displays an image for live view
  Randomly Featured Patents
Wheel alignment apparatus
Light fixture
Method of improving adhesion between a fluoropolymer and a substrate
Zone controlled conveyor system and a zone controller for use therein
Droplets detecting system
Canoe backrest
Sequential station tool for wet processing of semiconductor wafers
Amplifier or speaker support combination
Portable mount for satellite receiving antenna