Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
Organic light emitting diode device and fabrication method thereof
Fishing apparatus
Reconfigurable barrel shifter and rotator
Transferring data by touch between touch-screen devices
Mobile device case with storage compartment
Communication terminal device, and recording medium
System and method for backup communication over ethernet
  Randomly Featured Patents
Dual-polarized radiating assembly
Water soluble salt precoats for wire drawing
Topical pharmaceutical containing heparin and method of treatment
Slat wall back panel desk
Exposure device and image forming apparatus
Fluid based cleaning method and system
Enhanced beam antenna
Numerical control system for lathes
Drive device for window wipers with a parking position switch
Route selecting method, route selecting system, and recording medium