Resources Contact Us Home
Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of d

Image Number 13 for United States Patent #7102929.

A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost.

  Recently Added Patents
PEGylated, extended insulins
Cable exit trough with insert
Method and apparatus for modeling computer program behaviour for behavioural detection of malicious program
Oil extractor and the preparation method thereof
Optoelectronic semiconductor chip comprising a reflective layer
Changing sound alerts during a messaging session
Solid-state imaging device and method for manufacturing the same
  Randomly Featured Patents
Spring means for a clutch
Hand-written character recognition apparatus and method
Table lamp
Methods and systems for cryogenic cooling
Film winding mechanism and display apparatus
Use of comb-branched copolymers in gypsum compositions
Blasthole drill with improved automatic breakout wrench
Automatic refiner load control
Channel associated signalling (CAS) compatible telecommunications node and software platform therefor
Image reconstruction