Resources Contact Us Home
Genetic algorithm-based adaptive antenna array processing method and system

Image Number 13 for United States Patent #7092690.

A genetic processor is used to process a plurality of baseband signals in a communication system. Signals received at an antenna array are processed to form chromosomes based on signal-to-interference-and-noise ratios. The chromosomes are further processed to determine a fitness of the chromosomes, and a weight set corresponding to a determined best fitness level is used to selectively process each signal corresponding to each antennae of the array to increase the dynamic range of the receiver. In-phase, quadrature, amplitude and phase are signal characteristics that may be processed.In the transmit direction, the chromosomes are used to process the modulating signal supplied to each RF antenna, thus resulting in beamforming, the actual signal processing occurs digitally in the baseband spectrum.Chromosomes comprise a number of genes, or bits, based on the type of encoding scheme and the polarization, number and array grouping of antenna elements.

  Recently Added Patents
Fluorescent dyes, fluorescent dye kits, and methods of preparing labeled molecules
Modified polyolefin resin for glass fiber treatment, surface-treated glass fiber, and fiber-reinforced polyolefin resin
Differentiated PSIP table update interval technology
Wireless updating of hearing devices
Account and customer creation in an on-line banking model
Materials and methods for stress reduction in semiconductor wafer passivation layers
  Randomly Featured Patents
Quick connect coupling
Processes for producing esters of unsaturated carboxylic acids and polyhydric alcohols with limited polymerization, and apparatus therefor
Optical receptacle
Liquid sand filter
Data communication method in mobile communication system
Optimization of queries using relational algebraic theta-semijoin operator
Trihalo(amine)gold(III) anti-tumor complexes
Refractory materials
Chain guide arrangement on a mining machine
Duty cycle correction circuit of a DLL circuit