Resources Contact Us Home
Manufacturing methods of semiconductor devices and a solid state image pickup device

Image Number 3 for United States Patent #7087983.

A manufacturing method of manufacturing a semiconductor device having a plurality of wiring layers. The method includes the steps of forming a wiring by a first wiring layer as a pattern by dividing a desired pattern into a plurality of patterns, connecting the divided patterns, and exposing them, wherein a position of the connection is formed in parallel with the wiring which is formed by the first wiring layer, and forming a wiring by a second wiring layer having an area which intersects the connecting position by a batch processing of exposure.

  Recently Added Patents
Gas flow indicator
Methods for measuring media performance associated with adjacent track interference
Information processing using batch setting information
Integrating multimedia capabilities with circuit-switched calls
Single-pass Barankin Estimation of scatterer height from SAR data
LED lamp including heat dissipator
Solid-state image sensing apparatus and electronic apparatus
  Randomly Featured Patents
Preambles in OFDMA system
Method for manufacturing a CMOS device having twin wells and an alignment key region
Pipe couplings
Apparatus for detecting information index signal from magnetic tape
Camera lens
Electrical connector
Anamorphic microlens for coupling optical fibers to elliptical light beams
Methods for identifying compounds which bind to TANGO294
Helically woven composite rotor
Generalized scalability for video coder based on video objects