Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules










Image Number 14 for United States Patent #7073035.

Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules are disclosed. In one exemplary embodiment, the techniques are realized through a memory controller for controlling access to a memory module, wherein the memory module has a memory component with a memory core for storing data therein. The memory controller comprises a first set of interface connections for providing access to the memory module, and a second set of interface connections for providing access to the memory module. The memory controller also comprises memory access circuitry for providing memory access signals to the memory module for selecting between a first mode wherein a first portion of the memory core is accessible through the first set of interface connections and a second portion of the memory core is accessible through the second set of interface connections, and a second mode wherein both the first portion and the second portion of the memory core are accessible through the first set of interface connections.








 
 
  Recently Added Patents
Lighting fixture
Clock face
Proximity sensor arrangement in a mobile device
Handheld electronic device with text disambiguation employing advanced editing feature
Electronic flash device
Inhibitors of the mevalonate pathway of Streptococcus pneumoniae
Pallet
  Randomly Featured Patents
Headboard
Switch construction
Method, program product and apparatus for performing a model based coloring process for geometry decomposition for use in a multiple exposure process
Method for producing a surface coating on a substrate using a material wire
Crosslinked protein crystal formulations and their use as catalysts in organic solvents
Structural connection
Anti-ringing switching regulator and control method therefor
Integrated circuit
Method for the solder-stop structuring of elevations on wafers
Solid state imaging device