Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules










Image Number 14 for United States Patent #7073035.

Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules are disclosed. In one exemplary embodiment, the techniques are realized through a memory controller for controlling access to a memory module, wherein the memory module has a memory component with a memory core for storing data therein. The memory controller comprises a first set of interface connections for providing access to the memory module, and a second set of interface connections for providing access to the memory module. The memory controller also comprises memory access circuitry for providing memory access signals to the memory module for selecting between a first mode wherein a first portion of the memory core is accessible through the first set of interface connections and a second portion of the memory core is accessible through the second set of interface connections, and a second mode wherein both the first portion and the second portion of the memory core are accessible through the first set of interface connections.








 
 
  Recently Added Patents
Method for producing SOI substrate and SOI substrate
Image output method and device, and image display
High power fiber amplifier with stable output
Client-managed group communication sessions within a wireless communications system
Wafer processing method and system using multi-zone chuck
Apparatus for restoring setting information of a board management controller from a backup memory before loading an OS when a system board is replaced
Apparatus and method for connection control with media negotiation successful on different media formats
  Randomly Featured Patents
Management of caches in a data processing apparatus
Mint plant named `Aquamint`
Synthesis of polynucleotides having random sequences
Adiabatically-tuned linear ion trap with fourier transform mass spectrometry with reduced packet coalescence
Methods for testing semiconductor devices methods for protecting the same from electrostatic discharge events during testing, and methods for fabricating inserts for use in testing semiconduct
Developing apparatus, developing method, and storage medium
Radar tomography
Breathable and compressible laminated cloth
Hinge pin and retention sleeve
Device for making a drilled hole with an undercut