Resources Contact Us Home
Method of manufacturing dielectric isolated silicon structure

Image Number 2 for United States Patent #7067387.

A method for fabricating dielectric isolated silicon islands or regions is described in this invention. A hard composite mask of pad oxide and silicon nitride is first patterned on a silicon substrate and trenches of required dimensions are etched into silicon. After forming an oxide liner on trench surfaces, boron ions are implanted in areas around the trenches such that heavily doped p.sup.+ regions are formed. The oxide liner is anisotropically etched with a reactive ion etching process such that only the silicon surface at trench bottom is exposed, leaving the oxide liner on trench walls. Epitaxial silicon is then deposited selectively on exposed single crystal silicon surface so as to fill the trenches. After removing the hard mask, trenches are masked with photo-resist pattern and the wafer is anodically etched in an aqueous bath of HF to form a buried porous silicon layer under and around the trenches. After removing the mask, the porous silicon is then oxidized. Discrete silicon regions, electrically isolated by silicon dioxide, are then formed after removing the top oxide film on the epitaxial silicon surface.

  Recently Added Patents
Systems and methods for implementing multi-application tabs and tab sets
White light emitting diode (LED) lighting device
Uplink synchronization management in wireless networks
Integrated emergency medical database system
Selecting input/output components of a mobile terminal
Quinoline compounds and their use for treating viral infection
  Randomly Featured Patents
Portable floating fishing light
Top configuration for a lectern
Means for counterbalancing mass in mechanisms such as a robot arm
Brain fluid ion concentration modification for treating neurological disorders
Container with improved disposable pouring spout
Dual-energy x-ray detector providing spatial and temporal interpolation
System for delivery of protein in insoluble fibrillar or aggregate form
Bucket brigade address decoding architecture for classical and quantum random access memories
Internal low pressure turbine case cooling
Laser apparatus