Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of manufacturing dielectric isolated silicon structure










Image Number 2 for United States Patent #7067387.

A method for fabricating dielectric isolated silicon islands or regions is described in this invention. A hard composite mask of pad oxide and silicon nitride is first patterned on a silicon substrate and trenches of required dimensions are etched into silicon. After forming an oxide liner on trench surfaces, boron ions are implanted in areas around the trenches such that heavily doped p.sup.+ regions are formed. The oxide liner is anisotropically etched with a reactive ion etching process such that only the silicon surface at trench bottom is exposed, leaving the oxide liner on trench walls. Epitaxial silicon is then deposited selectively on exposed single crystal silicon surface so as to fill the trenches. After removing the hard mask, trenches are masked with photo-resist pattern and the wafer is anodically etched in an aqueous bath of HF to form a buried porous silicon layer under and around the trenches. After removing the mask, the porous silicon is then oxidized. Discrete silicon regions, electrically isolated by silicon dioxide, are then formed after removing the top oxide film on the epitaxial silicon surface.








 
 
  Recently Added Patents
Fuel cell with air channel actuator
Transferring data by touch between touch-screen devices
Single-pass Barankin Estimation of scatterer height from SAR data
Plural component proportioner
Pharmaceutical compositions of paclitaxel, paclitaxel analogs or paclitaxel conjugates and related methods of preparation and use
Salts and polymorphs of desazadesferrithiocin polyether analogues as metal chelation agents
Rim for a TV receiver
  Randomly Featured Patents
Application-centric user interface techniques
System for controlling the transfer of an image on a first medium to a second medium
Supported polymerisation catalysts
Adhesive laminates for rapid wound occlusion
Vertical electrical connector
Semiconductor substrates including vias of nonuniform cross section, methods of forming and associated structures
Electrophotographic marking machine including a controller for the selective interruption and restart of a print mode operation and method
Identification card and method of making
Lampshade and illumination lamp having the same
Deferred deletion and cleanup for graphics resources