Resources Contact Us Home
Wasteless type lamination system

Image Number 5 for United States Patent #7066231.

A wasteless type lamination system comprises a first transfer device for transferring along a first transfer path a continuous laminate film; a cutter for cutting the continuous laminate film in a predetermined length, provided beside the first transfer path at the downstream of the first transfer device; a second transfer device for transferring along the first transfer path a cut laminate film; a film detection sensor for detecting a leading edge of the continuous laminate film, provided beside the first transfer path at the downstream of the cutter; a card transfer device for transferring a card along a second transfer path; and a thermocompression bonding device for laminating the cut laminate film to the card. The continuous laminate film is moved backward from the cutter by a predetermined distance by the first transfer device before or after cutting action of the cutter.

  Recently Added Patents
Cross-linkable compositions
Digital-to-analog converter and performing method thereof
Method and apparatus for establishing a media clip
Clock distribution circuit
Automatic detection of image degradation in enhanced vision systems
Method and apparatus for monitoring and/or controlling the curing of cements used in medical procedures
Method for distributing advertisements to client devices using an obscured ad monitoring function
  Randomly Featured Patents
Microelectromechanical system (MEMS) device with senstivity trimming circuit and trimming process
Adjustable frame to support flexible bodies
Measuring system for registering reflectances on printed products
Electric fence security system
Optical space communication apparatus
Self aligned antiblooming structure for solid state image sensors
Hydraulic dual-circuit brake system
Cutting insert and tool holder assembly therefor
Current level detector device for protecting a circuit against alternating current overcurrents
Apparatus and method for improved SRAM device performance through double gate topology