Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Directory-based cache coherency scheme for reducing memory bandwidth loss










Image Number 6 for United States Patent #7051166.

A memory system employing a directory-based cache coherency scheme comprises a memory unit, a data bus, a plurality of information buses, and a memory controller. The memory unit comprises a plurality of memory modules storing a plurality of cache lines, with each cache line comprising a plurality of data bits and an associated plurality of informational bits. The data bus is coupled to each of the memory modules and is configured to read/write data from/to the memory modules. One information bus of the plurality of information buses is coupled to each of the memory modules and is configured to read/write informational bits to/from the memory modules.








 
 
  Recently Added Patents
Supporting multiple channels of a single interface
Aisle barrier
Printed wiring board with reinforced insulation layer and manufacturing method thereof
Data feed management
Pointing device, display apparatus and pointing system, and location data generation method and display method using the same
Plants and seeds of corn variety CV294874
Methods for diagnosing irritable bowel syndrome
  Randomly Featured Patents
Aromatic saturation and ring opening process
Hardened current mode logic (CML) voter circuit, system and method
Substituted 4,5-diamino-1,2,4-triazol-3-(thi)ones
Texture and stabilizer composition
Virbration damping device for vehicles
Rope assemblies
Aluminum riser apparatus, system and method
Ripper assembly having a linkage assembly and an actuator
Retractable guard for vehicles
Player and disc system for producing video signals in different formats