Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Directory-based cache coherency scheme for reducing memory bandwidth loss










Image Number 6 for United States Patent #7051166.

A memory system employing a directory-based cache coherency scheme comprises a memory unit, a data bus, a plurality of information buses, and a memory controller. The memory unit comprises a plurality of memory modules storing a plurality of cache lines, with each cache line comprising a plurality of data bits and an associated plurality of informational bits. The data bus is coupled to each of the memory modules and is configured to read/write data from/to the memory modules. One information bus of the plurality of information buses is coupled to each of the memory modules and is configured to read/write informational bits to/from the memory modules.








 
 
  Recently Added Patents
Wine cellar alarm system
Identifying multi-component carrier cells
Method of creating animatable digital clone from multi-view images
Combination immunotherapy for the treatment of cancer
Test framework of visual components in a multitenant database environment
Process for producing liquid crystal element, and liquid crystal element
System and method for providing location and access network information support in a network environment
  Randomly Featured Patents
Method for generating a random number on a quantum-mechanical basis and random number generator
Cable assembly with pull tab
Liquid-crystalline polymer phase having a cholesteric structure, processes for its preparation and its use
Semiconductor device and method of manufacturing the same
Method for extracting titles from digital images
Signal distortion compensating apparatus and method in digital TV translator
Tomato line PSQ24-2082
Toeless ankle stockings
Semiconductor device having a improved trench structure manufacturing method thereof, and semiconductor device manufacturing apparatus
Image sensor and a configuration for improved skew time