Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Directory-based cache coherency scheme for reducing memory bandwidth loss










Image Number 3 for United States Patent #7051166.

A memory system employing a directory-based cache coherency scheme comprises a memory unit, a data bus, a plurality of information buses, and a memory controller. The memory unit comprises a plurality of memory modules storing a plurality of cache lines, with each cache line comprising a plurality of data bits and an associated plurality of informational bits. The data bus is coupled to each of the memory modules and is configured to read/write data from/to the memory modules. One information bus of the plurality of information buses is coupled to each of the memory modules and is configured to read/write informational bits to/from the memory modules.








 
 
  Recently Added Patents
Cryptography on a simplified elliptical curve
Method for combining images and magnetic resonance scanner
Stain-blocking aqueous coating composition
Compositions of quaternary ammonium compounds containing bioavailability enhancers
Antenna array system
Semiconductor device including multi-chip
Display system with mounting assemblies and associated methods
  Randomly Featured Patents
Intrachain charge transfer complexes
Retaining device
Method of vector analysis for a document
Signal transmitting device suited to fast signal transmission
Method for selecting features used in continuous-valued regression analysis
Thermally self-regulating fusing system for thermal transfer overcoat device including stationary heating assembly
Motor driving apparatus
Integral bushing assembly for a rack and pinion steering gear
Vertical dual gate thin film transistor with self-aligned gates / offset drain
Production of glucoamylase for conversion of grain mashes in the production of grain spirits