Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Directory-based cache coherency scheme for reducing memory bandwidth loss










Image Number 3 for United States Patent #7051166.

A memory system employing a directory-based cache coherency scheme comprises a memory unit, a data bus, a plurality of information buses, and a memory controller. The memory unit comprises a plurality of memory modules storing a plurality of cache lines, with each cache line comprising a plurality of data bits and an associated plurality of informational bits. The data bus is coupled to each of the memory modules and is configured to read/write data from/to the memory modules. One information bus of the plurality of information buses is coupled to each of the memory modules and is configured to read/write informational bits to/from the memory modules.








 
 
  Recently Added Patents
Storage device having clock adjustment circuitry with firmware-based predictive correction
Interleaving charge pumps for programmable memories
Enediyne compounds, conjugates thereof, and uses and methods therefor
Spectrometer
Compact multi-functional scanning apparatus with retractable flatbed scanner
Sports helmet
System and method for a TCP mapper
  Randomly Featured Patents
6-monoacetylmorphine derivatives useful in immunoassay
Closed loop controls for transfer control in first transfer for optimized image content
Liquid crystal display device and method for driving the same
Oven range
Method of and apparatus for inserting coins and slot insulators into core of dynamoelectric machine
Circuit arrangement and method for actuating an electrical load
Rolling bearing
Trench MOSFET with increased channel density
Sealed bearing
Paintball gun having an in-line pneumatic assembly