Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-trench isolated crosspoint memory array










Image Number 8 for United States Patent #7042066.

A memory array dual-trench isolation structure and a method for forming the same have been provided. The method comprises: forming a p-doped silicon (p-Si) substrate; forming an n-doped (n+) Si layer overlying the p-Si substrate; prior to forming the n+ Si bit lines, forming a p+ Si layer overlying the n+ Si layer; forming a layer of silicon nitride overlying the p+ layer; forming a top oxide layer overlying the silicon nitride layer; performing a first selective etch of the top oxide layer, the silicon nitride layer, the p+ Si layer, and a portion of the n+ Si layer, to form n+ Si bit lines and bit line trenches between the bit lines; forming an array of metal bottom electrodes overlying a plurality of n-doped silicon (n+ Si) bit lines, with intervening p-doped (p+) Si areas; forming a plurality of word line oxide isolation structures orthogonal to and overlying the n+ Si bit lines, adjacent to the bottom electrodes, and separating the p+ Si areas; forming a plurality of top electrode word lines, orthogonal to the n+ Si bit lines, with an interposing memory resistor material overlying the bottom electrodes; and, forming oxide-filled word line trenches adjacent the word lines.








 
 
  Recently Added Patents
Fabrication method of semiconductor device and fabrication method of dynamic threshold transistor
Stool
Synergistic compositions for the treatment of topical viral infections
Cosmetic product including vegetable oil blend
Methods and apparatus for intelligent selection of goods and services in mobile commerce
Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure
Dimmable LED light fixture having adjustable color temperature
  Randomly Featured Patents
Composite center module housing using specifically shaped segments to form fluid channels
Type-II all-digital phase-locked loop (PLL)
Liquid drop ejecting head and image forming apparatus, liquid drop ejecting apparatus, recording method
Using directional antennas to enhance throughput in wireless networks
Pilocarpine-containing chewing gum that stimulates salivation
Fastening device
MR imaging using mutual interaction between different kinds of pools of nuclear spins
Power plant, a helicopter including such a power plant, and a method implemented by said power plant
Method of processing soybean by use of a pectinase, processed soybean obtained, and food containing the processed soybean
Switched capacitor filter for low voltage applications