Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Dual-trench isolated crosspoint memory array










Image Number 8 for United States Patent #7042066.

A memory array dual-trench isolation structure and a method for forming the same have been provided. The method comprises: forming a p-doped silicon (p-Si) substrate; forming an n-doped (n+) Si layer overlying the p-Si substrate; prior to forming the n+ Si bit lines, forming a p+ Si layer overlying the n+ Si layer; forming a layer of silicon nitride overlying the p+ layer; forming a top oxide layer overlying the silicon nitride layer; performing a first selective etch of the top oxide layer, the silicon nitride layer, the p+ Si layer, and a portion of the n+ Si layer, to form n+ Si bit lines and bit line trenches between the bit lines; forming an array of metal bottom electrodes overlying a plurality of n-doped silicon (n+ Si) bit lines, with intervening p-doped (p+) Si areas; forming a plurality of word line oxide isolation structures orthogonal to and overlying the n+ Si bit lines, adjacent to the bottom electrodes, and separating the p+ Si areas; forming a plurality of top electrode word lines, orthogonal to the n+ Si bit lines, with an interposing memory resistor material overlying the bottom electrodes; and, forming oxide-filled word line trenches adjacent the word lines.








 
 
  Recently Added Patents
Pill identification and counterfeit detection method
Plant disease control composition and its use
Method for adapting a contact point of a clutch in a drivetrain of a motor vehicle
Fuser member
PVD coated tool
Reception system including a mechanism countering pulsed interference
Closed-loop adaptive adjustment of pacing therapy based on cardiogenic impedance signals detected by an implantable medical device
  Randomly Featured Patents
Process for improving the color and color stability of hydrocarbon fraction
Stabilizing cup holder
Container and method for transporting a syringe containing radioactive material
Address restriction method, address restriction program, and address restriction apparatus
Method of assembling a stackable integrated circuit chip
Adhesive patch
Method for compiling an image database, an image database system, and an image data storage medium
Noise parameter determination method
Chewable drug-delivery composition
Auger-driven amphibious toy