Resources Contact Us Home
Dual-trench isolated crosspoint memory array

Image Number 8 for United States Patent #7042066.

A memory array dual-trench isolation structure and a method for forming the same have been provided. The method comprises: forming a p-doped silicon (p-Si) substrate; forming an n-doped (n+) Si layer overlying the p-Si substrate; prior to forming the n+ Si bit lines, forming a p+ Si layer overlying the n+ Si layer; forming a layer of silicon nitride overlying the p+ layer; forming a top oxide layer overlying the silicon nitride layer; performing a first selective etch of the top oxide layer, the silicon nitride layer, the p+ Si layer, and a portion of the n+ Si layer, to form n+ Si bit lines and bit line trenches between the bit lines; forming an array of metal bottom electrodes overlying a plurality of n-doped silicon (n+ Si) bit lines, with intervening p-doped (p+) Si areas; forming a plurality of word line oxide isolation structures orthogonal to and overlying the n+ Si bit lines, adjacent to the bottom electrodes, and separating the p+ Si areas; forming a plurality of top electrode word lines, orthogonal to the n+ Si bit lines, with an interposing memory resistor material overlying the bottom electrodes; and, forming oxide-filled word line trenches adjacent the word lines.

  Recently Added Patents
Chemical method of making a suspension, emulsion or dispersion of pyrithione particles
Power supply system for a data storage system and a method of controlling a power supply
Low-coupling oxide media (LCOM)
Semiconductor light-receiving device
Micro vein enhancer
Lighting control device and lighting control method
Sparse data compression
  Randomly Featured Patents
System and method for constructing a profile of a structure in an integrated circuit
Physiological tissue repair and functional organ regeneration by cultivation of regenerative stem cells in vivo and in situ
Umbrella gear housing
Wide input range, transient-immune regulated flyback switching power supply
Collapsible chair
Method for the performance of an integer division with a modular arithmetic coprocessor
Speed control device for transistor motor
Method for creating panorama
Gas distribution showerhead for inductively coupled plasma etch reactor
Multi-channel image array buffer and switching network