Resources Contact Us Home
Dual-trench isolated crosspoint memory array

Image Number 8 for United States Patent #7042066.

A memory array dual-trench isolation structure and a method for forming the same have been provided. The method comprises: forming a p-doped silicon (p-Si) substrate; forming an n-doped (n+) Si layer overlying the p-Si substrate; prior to forming the n+ Si bit lines, forming a p+ Si layer overlying the n+ Si layer; forming a layer of silicon nitride overlying the p+ layer; forming a top oxide layer overlying the silicon nitride layer; performing a first selective etch of the top oxide layer, the silicon nitride layer, the p+ Si layer, and a portion of the n+ Si layer, to form n+ Si bit lines and bit line trenches between the bit lines; forming an array of metal bottom electrodes overlying a plurality of n-doped silicon (n+ Si) bit lines, with intervening p-doped (p+) Si areas; forming a plurality of word line oxide isolation structures orthogonal to and overlying the n+ Si bit lines, adjacent to the bottom electrodes, and separating the p+ Si areas; forming a plurality of top electrode word lines, orthogonal to the n+ Si bit lines, with an interposing memory resistor material overlying the bottom electrodes; and, forming oxide-filled word line trenches adjacent the word lines.

  Recently Added Patents
Wireless refrigerant scale platform
Simultaneous enhancement of transmission loss and absorption coefficient using activated cavities
Irreversible thermochromic ink compositions
Headset systems and methods
Highly stable electrolytic water with reduced NMR half line width
Systems and methods for a signed magnitude adder in one's complement logic
  Randomly Featured Patents
Preform mask for painting vehicles
Compositions for topical application to skin
Devices and methods of vertebral disc augmentation
Neck cradle
Catalyst for purifying exhaust gases
Liquid crystal composition
Control of sparing in storage systems
Curtain track section
Method of rigidifying the tearing edge of a carton