Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for fabricating a self-aligned bipolar transistor










Image Number 7 for United States Patent #7041564.

According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor further comprises a sacrificial post which, in one exemplary embodiment, is situated between first and second link spacers. The bipolar transistor also comprises a conformal layer situated over the sacrificial post. The conformal layer may comprise silicon oxide, for example. According to this exemplary embodiment, the bipolar transistor further comprises a sacrificial planarizing layer situated over the conformal layer, the sacrificial post, and the base. The sacrificial planarizing layer has a first thickness in a first region between the first and second link spacers and a second thickness in a second region outside of the first and second link spacers, where the second thickness is generally greater than the first thickness. Another embodiment is a method that achieves the above-described bipolar transistor.








 
 
  Recently Added Patents
Ventilated vacuum communication structure
Information processing apparatus and display control method
High order continuous time filter
Semiconductor device and manufacturing method thereof
Process for producing polyphenylene ether composition
Cooking device and method of manufacture of the same
Synchronization of web applications and media
  Randomly Featured Patents
Self-calibration method for capacitors in a monolithic integrated circuit
Modulation of STAT5 expression
System and method for disabling data on radio frequency identification tags
Method and apparatus for lapping reel mowers
Digital receiver with system for controlling the operating mode of an adaptive equalizer
Magnetic levitation transport system with non-contact inductive power supply and battery charging
Concealed hinge for lightweight safes
Method and apparatus for allocating and processing sequences in communication system
Multiport conference circuit with multi-frame summing
Deposition method