Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for fabricating a self-aligned bipolar transistor










Image Number 7 for United States Patent #7041564.

According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor further comprises a sacrificial post which, in one exemplary embodiment, is situated between first and second link spacers. The bipolar transistor also comprises a conformal layer situated over the sacrificial post. The conformal layer may comprise silicon oxide, for example. According to this exemplary embodiment, the bipolar transistor further comprises a sacrificial planarizing layer situated over the conformal layer, the sacrificial post, and the base. The sacrificial planarizing layer has a first thickness in a first region between the first and second link spacers and a second thickness in a second region outside of the first and second link spacers, where the second thickness is generally greater than the first thickness. Another embodiment is a method that achieves the above-described bipolar transistor.








 
 
  Recently Added Patents
Method of applying a spherical correction to map data for rendering direction-of-travel paths on a wireless communications device
Pose-variant face recognition using multiscale local descriptors
Lid for a container
Apparatus and method for recording reboot reason of equipment
Computer system for routing package deliveries
Economic filtering system for delivery of permission based, targeted, incentivized advertising
Transparent zebrafish and preparation method thereof
  Randomly Featured Patents
Printer with bookbinding function for binding printed matter
Adaptive, neural-based signal processor
Recording apparatus, recording method, and recording program, and image capturing apparatus, image capturing method, and image capturing program
Semiconductor wafer assemblies comprising silicon nitride, methods of forming silicon nitride, and methods of reducing stress on semiconductive wafers
Vacuum freezing ambient pressure melting (VFAPM) process and sub-triple point vapor processing unit for use therein
Front surface of a jigsaw puzzle
Hair comb attachment for precise haircutting and trimming
Method for utilizing fixture having integrated datum locators
Kiln lid mounting assembly
Method and apparatus for driving a thin film transistor liquid crystal display