Resources Contact Us Home
Method for fabricating a self-aligned bipolar transistor

Image Number 7 for United States Patent #7041564.

According to one exemplary embodiment, a bipolar transistor comprises a base having a top surface. The bipolar transistor further comprises a sacrificial post which, in one exemplary embodiment, is situated between first and second link spacers. The bipolar transistor also comprises a conformal layer situated over the sacrificial post. The conformal layer may comprise silicon oxide, for example. According to this exemplary embodiment, the bipolar transistor further comprises a sacrificial planarizing layer situated over the conformal layer, the sacrificial post, and the base. The sacrificial planarizing layer has a first thickness in a first region between the first and second link spacers and a second thickness in a second region outside of the first and second link spacers, where the second thickness is generally greater than the first thickness. Another embodiment is a method that achieves the above-described bipolar transistor.

  Recently Added Patents
Pointer display device, pointer display/detection method, pointer display/detection program and information apparatus
Matching a usage history to a new cloud
Avoiding conflict in update in distributed environment employing multiple clients
Reading apparatus and reading method
Frequency offset estimation apparatus and method of OFDM system
Tablet computer
Architectural panel with bamboo rings light density embossed surface
  Randomly Featured Patents
Fluid additive and method for treatment of subterranean formations
Heavy load pneumatic radial tire
Electrical multimeter with a stand
Device to continuously determine the rate of extraction of water steam used for drying transformers
Eccentric oscillating-type speed reducer
Removing agent composition for photoresist and method of removing
Light source and illumination system having a predefined external appearance
Ligands and catalyst systems for the oligomerization of olefinic monomers
Catalytic heater
Memory cell array biasing method and a semiconductor memory device