Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Systems and methods for synchronizing and controlling multiple image sensors
Use of natriuretic peptide for treating heart failure
Circuitry testing module and circuitry testing device
Particles with high surface charge for crystalline colloidal arrays
Method and system for electronic distribution of product redemption coupons
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Mixture, especially spinning solution
  Randomly Featured Patents
Nickel catalyst for hydrogenation reactions
Foldable speaker rack for use with spas
Method and apparatus for implementing run length limited codes
Construction apparatus
Optical plug connection for optical waveguides
Hybrid partial scan method
Radial reflection diffraction tomography
Wall mounted shower head
Agents for absorption machines
Overflow valve