Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Radio communication system, base station device and mobile station device utilizing an intermittent reception
Crowd validated internet document witnessing system
System and method for advertising messages on distributed document processing devices
Method and apparatus for belling plastic pipe
Fuel-based injection control
System and method for multi-tiered meta-data caching and distribution in a clustered computer environment
  Randomly Featured Patents
Process for treatment and extraction of organic cork compounds by a dense fluid under pressure
Gate latch
Container wrapper, and methods and apparatus for making same
Optical apparatus for forming an object image on a sensing element
Enhanced system management and user assistance through software monitoring
Selectable clock generation mode
Alignment button for stereotaxic plug and method of using the same
Method of treating atherosclerosis or restenosis using microtubule stabilizing agent
Cleaning composition for hard surfaces