Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Near-field transducers for focusing light
Pet fish burial pod
Transmitting apparatus and retransmitting method
Method of manufacturing nitride semiconductor and nitride semiconductor element
Synthesis of 8-amino boron dipyrromethenes having blue fluorescence
Method, preprocessor, speech recognition system, and program product for extracting target speech by removing noise
Fuel cell system with mechanical check valve
  Randomly Featured Patents
Circuit device for operating a discharge lamp by means of a high-frequency current
Adenovirus vectors for gene therapy
OLED lighting fixture
Image processing apparatus image forming apparatus and color image determination method thereof
Method for regenerating a filter aid
Curb inlet filter
Modified viral surface proteins for binding to extracellular matrix components
Vehicle seat latch striker and assist handle
High-lead yarder rake
Active station adaptive image registration