Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Stabilization of dicarbonate diesters with protonic acids
Mechanisms for marking the orientation of a sawed die
Methods and apparatuses for configuring and operating graphics processing units
Drugs for prophylaxis or mitigation of taxane-induced neurotoxicity
Stabilised prostaglandin composition
Low drop-out regulator providing constant current and maximum voltage limit
Petunia plant named `Bartpet001`
  Randomly Featured Patents
Fast acting high output valve
Parity- sensitive Viterbi detector and method for recovering information from a read signal
Solid electrolyte with high ion conductivity and electrochemical system using the solid electrolyte
Smoke detector
High power vacuum attachment apparatus
Stick feeder
Polypropylene resin composition and the use of the same
Database search device, database search system, database search method, program and storage medium
Family of multi-speed transmission mechanisms having three planetary gear sets and six torque-transmitting mechanisms
Polymerase-encoding nucleic acids and method of making and using them