Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Image processing device, image processing method, and program
Live-attenuated compositions for bacterial infections
Preventative traffic congestion social networking improvement system within a community
Method of producing probabilities of being a template shape
Braided boomerang pet toy
Thermoplastic resin composition
System and method for solving connection violations
  Randomly Featured Patents
Photographic processing method using bleach solution comprising hydrogen peroxide and halide ions
Process and installation for drying and heating coal
Method for enhancing glucose uptake into warm-blooded animal adipocytes
Mobile communication system and radio resources assigning method for the system, and base station
Shear gripping apparatus and method
Manufacturing process for (S)-Pregabalin
Ejection device for ejecting an optical disk and related method
Ileostomic bag
Vacuum coupled transducer
Vertical flange clip and installation tool