Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
System and method for evaluating equipment rack cooling performance
Identifying conceptually related terms in search query results
Audio processing in a multi-participant conference
Method and apparatus for linking a web browser link to a promotional offer
System and method of verification of analog circuits
Efficient location discovery
Image sensing apparatus and method of controlling the image sensing apparatus
  Randomly Featured Patents
Scalable system for clustering of large databases having mixed data attributes
Substituted thiazolidinyl esters of mineral acids
Soybean cultivar 6434385
Semiconductor manufacturing method using two-stage annealing
Semiconductor device and manufacturing method thereof
Wide angle photographic lens
Liquid crystal display device
Processing materials