Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Information processing apparatus connectable to a server and a printer
Lithium mixed metal oxide and nonaqueous electrolyte secondary battery
Techniques for processor/memory co-exploration at multiple abstraction levels
System for evaluating manufacturability of a casting design
Digit display
Bioabsorbable polymer containing 2-hydroxyacid monomers
Solid surface sheets containing post-consumer recycled materials and methods of making same
  Randomly Featured Patents
Cryogenic cooling system apparatus and method
Hand activated skate brake and method
Image coding apparatus, image coding method and computer readable medium storing program
Apparatus for measuring the refractive power of an optical system
Squeezable tube with pressure operated outlet element
Process for reducing leakage in an integrated circuit with shallow trench isolated active areas
Audience information collecting system, audience information collecting method, and information providing method
Vehicular component control methods based on blind spot monitoring
Novel epoxy resin compositions
Wire loop, semiconductor device having same, wire bonding method and wire bonding apparatus