Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Lightning-protective explosion-preventive fastener
Rose plant named `Esm R068`
Compounds, compositions and methods for reducing lipid levels
Method and system for using personal devices for authentication and service access at service outlets
System and method for identifying a target signal in an optical transport network frame structure
Monofocal photographing lens assembly
Navigational cube for matching vendor offerings to service provider requirements
  Randomly Featured Patents
Video encoding and decoding method
Microwave vacuum dryer apparatus
Aldose reductase inhibitors useful in glaucoma therapy
High density backplane connector
Structure and process for producing artificial fruits and vegetables
Dutch auction system with preregistered bid feature
Display system
Method for enhancing the earliness of a plant and/or lowering the content of nitrates stored in the plant
Hard carbon film-coated substrate and method for fabricating the same
Printed circuit board providing heat dissipation