Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Veronica plant named `Amethyst Plume`
Enterprise seamless mobility
Factor IXa crystals, related complexes and methods
Architectural panel with millet and grass
Vectorization of program code
Probe for ultrasound diagnostic apparatus
Memory interface circuit, memory interface method, and electronic device
  Randomly Featured Patents
Pneumatically actuated chute door and system employing the same
Heavy vehicle suspension assembly with free floating springs and axle stabilizing torque rod
Individual drive lug for an endless rubber track
Electron emission apparatus and method for making the same
Data hiding in compiled program binaries for supplementing computer functionality
Fuel supply system
Cellulose fermentation process
Information editing apparatus and information reproducing apparatus
Holder support device
Solid catalyst component for .alpha.-olefin polymerization and process for producing .alpha.-olefin polymer