Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Process cartridge and electrophotographic image forming apparatus
Integrated wire carrier for electrode array
Power converter and method of power conversion
Method and apparatus for charging a power pack of a portable electronic device
Products for animal use including humans having a certificate verifying at least one of efficacy or safety, and methods of providing such certificates
Method and apparatus for transcoding and transrating in distributed video systems
Semiconductor device, semiconductor device design method, semiconductor design apparatus, and program
  Randomly Featured Patents
Round breast support pad
Three dimensional checkerboard
Controlling engulfing and sequestering magnetic pads
Electrochemical processes
System and method for obtaining information concerning a product or a service
Light processing apparatus
Handy type inhaler
Dual information processing system having a plurality of data transfer channels