Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Viewing stand
System and method for providing advice to consumer regarding a payment transaction
Tool bag with removable tool wall
Systems and methods for reducing narrow bandwidth interference contained in broad bandwidth signals
Heat transfer label for decorating a metal container
Electronic device and recording medium
  Randomly Featured Patents
Cylinder-number-controlled engine
Inter-tandem pump intake
Intravascular material removal device
Methods of using viral replicase polynucleotides and polypeptides
Balanced, double-sided calibration circuit for sensor element and differential preamplifier
Spin finishes for synthetic filament fibers
Method for refining very small heats of molten metal
Biological applications of quantum dots
Semiconductor memory device of low power consumption
Process for the extraction of cesium ions from aqueous solutions using an adduct compound in solid form comprising a macrocyclical polyether and an inorganic heteropoly acid