Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Adapter plate for use in mounting an audio/visual device or the like to a surface
Soybean EF1A promoter and its use in constitutive expression of transgenic genes in plants
Process for the preparation of morphinane analogues
Organic light-emitting display and method of manufacturing the same
Solid-state image capture device and image capture apparatus
Secure service for enabling communication for calling party when communication service for called party is suspended
Subscribing to content
  Randomly Featured Patents
Stationary or wheeled inclinable seat arrangement, in particular for the sick or handicapped
Spout body
System and method for programmably controlling stimulation electrode configurations and activation sequence in a multi-site cardiac stimulation device
Small signal swing driver circuit
Power entry panel with input terminal block having direct connection
Free-running device for starting mechanism of internal combustion engine
Crystalline irinotecan hydrochloride and methods for its preparation
Large format video archival, storage, and retrieval system
Bicycle frame with training wheel brackets
Chip package with die and substrate