Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Storage basket with lid
Vehicle having power supply apparatus
Driver circuit for driving semiconductor switches
Cantilevered probe detector with piezoelectric element
Charged particle source with multiple selectable particle emitters
Scanned image projection system employing intermediate image plane
  Randomly Featured Patents
Field emission cathode having an electrically conducting material shaped of a narrow rod or knife edge
Thermostatic controlled system
Snap-on, wire pay-off cap assembly
Methods of fabricating integrated circuit devices that utilize doped poly-Si.sub.1-xGe.sub.x conductive plugs as interconnects
Mowing machine
Image processing system, projector, information storage medium, and image processing method
Optical film and process for its production
Intermittent stitching device for sewing machines
Cable connector having interchangeable color bands