Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement










Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.








 
 
  Recently Added Patents
Touch panel
Network architecture for data communication
Driving assisting device
Method for storing and processing image sequence and method for compressing, storing and processing image sequence
Edgelit blade luminaire
Power supply apparatus
Method of recovering polyhydroxyalkanoates (PHAs) from municipal waste sludge
  Randomly Featured Patents
Electromagnetic switching device
Semiconductor device
Electrochemical device
Method and apparatus for enhancing vertical chrominance resolution
Rotary loop taker with replaceable tip
Brushless type of vehicular AC generator
Plug barn
Non-sintered nickel electrode for alkaline storage cell
Tip clearance control
Substituted 5-phenyl-5-(aminoalkyl)-1,3-diazabicyclo[4.4.0]decan-4-ones and 5-phenyl-5-(aminoalkyl)-1,3-diazabicyclo[4.4.0]dec-2-en-4-ones