Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Coating compositions and coatings for medical devices containing PEGylated hyaluronic acid and a PEGylated non-hyaluronic acid polymer
Wave activated power generator
Scanning optical device and image forming apparatus using the same
Method for producing a hole
Image illumination and capture in a scanning device
Soybean variety A1035473
Object detection to determine road priority
  Randomly Featured Patents
Method and system for achieving faster asymmetric data transmission through the public switched telephone network
Rotary clay material refiner
Intra annular ultrasound disc apparatus and method
Combined ceiling fan housing and lamp
PCI express switch and method for multi-port non-transparent switching
Grill for cooking purposes
Fixture and method for making spiral wound hose
System and method for pendant bus for serially chaining multiple portable pendant peripherals
Wine decanting funnel