Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Diazeniumdiolated phosphorylcholine polymers for nitric oxide release
Generating network topology parameters and monitoring a communications network domain
Method for etched cavity devices
Cancer vaccines containing epitopes of oncofetal antigen
Kit and method for the capture of tumor cells
LED package with top and bottom electrodes
Image capture and identification system and process
  Randomly Featured Patents
Optical fiber
Injection temperature fuel feedback
Method of isolating cobalt and/or manganese as oxalates
Method and apparatus for measuring ripple and distortion in a transparent material
Toy balloon
Transgenically produced antithrombin III
Thermal barrier coating system with hardenable bond coat
Digital broadcasting system and method of processing data in digital broadcasting system
Moving granular bed with gas guiding system
Soybean cultivar S010344