Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Front face of vehicle wheel
Method for generating codewords
Technique for manufacturing bit patterned media
Synchronization processing circuit and synchronization processing method in wireless communication system
Preparation of isomerically pure substituted cyclohexanols
Color imaging device
Data-conditioned encryption method
  Randomly Featured Patents
Capped copper electrical interconnects
Rotary snow plough
Method for the electrical charging and separation of particles that are difficult to separate from a gas flow
Method of mixing high temperature gases in mineral processing kilns
Liquid reservoir hairbrush with absorbent filler and roller ball liquid distribution mechanism
Feedback control of lighting-emitting blocks in a display apparatus
Automated slide staining apparatus
Apparatus for orthodontic treatment
Packaging container
Integral undergarment pad for pants