Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Gaming machine certificate creation and management
Categorizing bit errors of solid-state, non-volatile memory
Pixel circuit
Varying latency timers in a wireless communication system
Modular system having expandable form factor
Polarization-coupled ferroelectric unipolar junction memory and energy storage device
Solid-state imaging apparatus
  Randomly Featured Patents
Fractionation process for cellulosic fibers
System and method for treatment of wooden materials
Aerodynamic cover for automotive vehicle racks
Injection device
Graphic-information flow method and system for visually analyzing patterns and relationships
Regenerative nucleating agents
Control of non-contact interference fringes in photographic films
Automotive muffler and dust catcher assembly
Protection of silver reduction materials
Controlling diabetes with a cellular GPRS-linked glucometer-pedometer