Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Method for processing an algae medium containing algae microorganisms to produce algal oil and by-products
Patient programmer with automated MRI compatibility verification for active implantable medical device
Molecular hydrogen stores and hydrogen transfer reagents for hydrogenation reactions
Peered proctoring
Spray drying vancomycin
Method and device for processing broadcast packets/multicast control messages
Electronic device, communication control method of electronic device, and information terminal device
  Randomly Featured Patents
Application programming interface for a virtual switch
Process for phosphating metals
Enhanced encapsulation mechanism using GRE protocol
Method for laterally extrapolating soil property data using soil samples and seismic amplitude data within a seismic coverage area
Slide projector having two image-projection systems which operate with a single slide tray
Landscape waterfall
Light emitting diode holder
Battery reclaimer and charger
Client/server communication system