Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Display screen with an animated graphical user interface
Oscillator circuit which compensates for external voltage supply, temperature and process
Organic light emitting display apparatus
Focusing apparatus that effectively sets a focus area of an image when a focusing mode is changed
Power management method for reducing power of host when turning off main monitor and computer system applying the same
Method for manufacturing photoelectric conversion device
Peer-to-peer, internet protocol telephone system with proxy interface for configuration data
  Randomly Featured Patents
Components and methods for designing efficient antennae
Ophthalmologic apparatus
Behavioral fuel-saving method and apparatus for a motor vehicle
Trench sidewall structure
Combined pet feeder and waterer
Connector contact fingers for testing integrated circuit packages
Pendent lamp
Heated mechanical detachment for delivery of therapeutic devices
Pair of binoculars