Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Camera with monitor
Clock phase recovery apparatus
Push mechanism for efficiently sending aggregated data items to client
Recovery of a hot-pluggable serial communication link
Hand-held electronic display device
Device to facilitate moving an electrical cable of an electric vehicle charging station and method of providing the same
Method and apparatus for optimizing paging in a communication network
  Randomly Featured Patents
Wireless sensor device
Wrist brace
Bag apparatus for supporting plastic bags and the like
Downhole flame spray welding tool system and method
Filter, especially for dry-cleaning machines
Method and apparatus for alignment and bonding
Method of making a color decorated, plastic coated glass article
Device for cutting a tape of a roll of tapes and opening an envelope
Image processing apparatus, control method thereof and control program thereof
Absorbent article having an improved fastening system