Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Deposition apparatus and method for manufacturing organic light emitting diode display using the same
Anti-slip strip for vehicle running boards
Flame-retardant polyamide composition
Techniques for data assignment from an external distributed file system to a database management system
Hand-held electronic display device
Adjustable high precision surveying device
Apparatus and methods for color displays
  Randomly Featured Patents
Apparatus and method for calibrating and compensating for distortion of an output signal in a smart antenna
Large row crop tractor hood
Semi-automatic cable tie application tool
PCI card clipping device
Safety management system for a motor vehicle
Cap mounting structure
Boot jack
Touch pad for handheld device
Support leg
Unitized machine for shredding waste automotive vehicle tires