Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Method for generating multi-antenna signals
Data communication system, data transmitting apparatus, data transmitting method, and method for determining packet size and redundancy
Dynamic reconstruction of a calibration state of an absorption spectrometer
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Emergency call notification for network services
Portable massage apparatus
Fabric care compositions comprising front-end stability agents
  Randomly Featured Patents
Rotatable seat support assembly
Process for the production of lightweight polyurethane mouldings
Sheet classifying system having deflecting device
Method and apparatus for affixing a ribbon to a bag
Method of making a horn pad
Methods for coating egg yolks and other articles
Abrasive and wear resistant material
Artificial flower
Thermally-assisted magnetic recording head comprising near-field optical device with propagation edge