Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 6 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Patterned birefringent product
Lower set insert with a lower ball seat for a downhole plug
Lithographic apparatus and device manufacturing method
Method and apparatus for encoding and decoding video based on first sub-pixel unit and second sub-pixel unit
Method and apparatus for performing real time anomaly detection
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
Device chip carriers, modules, and methods of forming thereof
  Randomly Featured Patents
Proximity sensor
Snap together PCMCIA cards with laser tack welded seams
Process for the preparation of 5-formylvaleric acid and 5-formylvalerate ester
Electrically shielded housing
Photoelectric conversion film-stacked type solid-state imaging device
Apple tree designated `CB515`
Use of A-Nor-steroids as malignant cells growth inhibitors
Semiconductor memory device
Embedded loop delay compensation circuit for multi-channel transceiver