Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Communication system
Power conversion device and method for controlling thereof
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Bus controller for handling split transactions
Stereoscopic display
Monofocal photographing lens assembly
Wind driven generator for vehicles
  Randomly Featured Patents
Idler attaching boss construction
Method and arrangement for removing DC offset from data symbols
Reciprocating type electric shaver
Tip for core drill
Table assembly with slidable table
Method of tank leak diagnosis
Framework for providing metrics from any datasource
High-pressure seal with controlled deflection under pressure
Processor system and method for monitoring performance of a selected task among a plurality of tasks
Laterally diffused metal oxide semiconductor (LDMOS) device with multiple gates and doped regions