Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Piston ring
Handheld metallic debris collector
UZM-39 aluminosilicate zeolite
Two-dimensional optical scanner and light stimulus apparatus
Hand-operated cutting apparatus
Image transmission apparatus, image data acquiring apparatus, image data transmission method, program for implementing the method, and storage medium for the program
Electrical switching apparatus and opening assembly therefor
  Randomly Featured Patents
Earthen vase, method for use and forming tool
Rotary electrical machine having magnet arrangements with magnets of different compositions
Dagger board storage housing for sailboards
Code-division-multiple-access-system based on M-ary pulse-position modulated direct-sequence
Outboard motor water pump indicator apparatus
Vaginal speculum
Automatic production apparatus for manufacturing of split tile
Electrical-optical hybrid connector
Inkjet printer cable
Image forming apparatus for reducing banding caused by vibration of stacked image forming cartridges