Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Method and system for updating device management application meter read logic
Memory device and method for repairing a semiconductor memory
Semiconductor device and manufacturing method
Auto-provisioning of network services over an Ethernet access link
Display for displaying three-dimensional images and method for displaying three-dimensional images
Print processing method, print relay server, control method, and storage medium to reserve print data
Femtocell one-to-many packet delivery
  Randomly Featured Patents
Driving method of optical modulator, and optical transmitter and optical transmission system using same
Temperature monitoring
Gutter bracket
Method of operating heat exchangers
Absorbent articles and methods for their preparation
Two-wheel man-powered vehicle
Catalyst and dehydrogenation process
Exhaust recirculation system for clothes dryer
Method and means for an accurate wideband peak detector
Bit line sense amplifier layout array, layout method, and apparatus having the same