Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Method and system for utilizing native ethernet as a virtual memory interconnect
High density molecular memory storage with read and write capabilities
Expressive grouping for language integrated queries
Indicating transfer in an IMS network
Wire guide
Polypeptide microparticles
Permutational memory cells
  Randomly Featured Patents
Combination door knocker, peep hole, and decoration hanger
Delivery of sedative-hypnotics through an inhalation route
Adaptive quantizer apparatus using training mode
Adjustment for frequency dispersion effects in electromagnetic logging data
Modular optical printhead for hard copy printers
Washing machine operable with supply distribution, dispensing and use system method
Scanning continuous antenna reflector device
Allocating and managing software assets
Method for improving injectivity of fluids in oil reservoirs