Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
X2 10GBASE-T transceiver with 1 Gigabit side-band support
Adaptive analog echo/next cancellation
Integrated analyses of breast and colorectal cancers
Semiconductor memory device and method for driving the same
Protocol delay measuring device and protocol delay measuring method
Semiconductor chip, stack module, and memory card
Signal processing apparatus, display apparatus having the same, and signal processing method
  Randomly Featured Patents
Food supplement
Parallel process for level set segmentation of volume data
Scaffolding attachment for wall construction
Steering knuckle assembly
Rotatable line spool for a fishing reel
Pesticidal substituted 4-heterocyclyloximino-pyrazolin-5-ones, compositions and use
Integrated circuit cell architecture configurable for memory or logic elements
Writing device for imprinting Braille characters
Combined semiconductor apparatus with thin semiconductor films
Markers for organ rejection