Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Optoelectronic semiconductor chip comprising a reflective layer
Tuning peg for a stringed instrument
Data transfer operation completion detection circuit and semiconductor memory device provided therewith
Hepatitis C virus inhibitors
Feedback method and processing system for policy installation failures
Semiconductor unit having a power semiconductor and semiconductor apparatus using the same
  Randomly Featured Patents
Volumetric pump with bi-directional piston seal
Heatsink assembly
Electrical wrench
Inverted alignment station and method for calibrating needles of probe card for probe testing of integrated circuits
Device for galvanic coating of a piston
Administration planning system
Nanocomposite materials comprising metal-organic-framework units and methods of using same
Method for the preparation of .beta.-thiolactam compound
Lock ring flanged tire carrying rim and wheel
Hydraulic bearing support