Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Detection of code-based malware
High porosity ceramic honeycomb article containing rare earth oxide and method of manufacturing same
Linear transformer power supply
Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
Application authentication system and method
Semiconductor integrated circuit
Thermoplastic fluoropolymer composition
  Randomly Featured Patents
Sensing device for reflective clear material using infrared LED
Seat state changing apparatus
Pneumatic rubber tire containing enhanced inner liner or inner tube
Inkjet recording device
Positioning of teat cups
Cross frame member for burglar-proof gratings
Vertical lifting and placing apparatus
Image forming apparatus and image density control method
Actuator driving system
Truck loading dock seal