Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Harmonic sensor
Three-dimensional shape data processing apparatus and three-dimensional shape data processing method
Classifying documents using multiple classifiers
Method and apparatus for communication
Algorithm for color corrected analog dimming in multi-color LED system
Idle stop and go system and method for controlling thereof
Flexible circuit routing
  Randomly Featured Patents
Polyol and utilization thereof
Operating and diagnostic method for an SCR exhaust-gas aftertreatment system
Lighting fixture
Ferromagnetic films for high density recording and methods of production
Char-forming additives for olefin polymers
Metal shell machining apparatus
Method and apparatus for modifying an information page transmitted in a communications network
Apparatus for the transfer of rod-shaped articles
System and method for protecting use of dynamically linked executable modules
Carbon catalyzed leaching of metal-containing ores