Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Nestable shallow container
Apparatus and method for controlling semiconductor die warpage
Semiconductor arrangement with a solder resist layer
Measurement of an analyte on the skin using a hue angle
Systems and methods for determining muscle force through dynamic gain optimization of a muscle PID controller for designing a replacement prosthetic joint
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
  Randomly Featured Patents
Laser processing method, laser welding method, and laser processing apparatus
Substituted sulphonyl amino(thio)carbonyl compounds and their use as herbicides
Plug-in wheel grabber
Screw cap
Winching apparatus for all-terrain vehicle
Universal chain wrench and tools
Hollow fiber membrane air drier
Fuel cell, disassembly method thereof, and separators used therein
Leafhopper ecdysone receptor nucleic acids, polypeptides, and uses thereof
Control circuit for switching power supply