Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
High productivity single pass scanning system
Detection of code-based malware
Anti-slip strip for vehicle running boards
Apoptosis inductor extracted from potato, potato foodstuff containing the inductor, and processed product thereof
Controlling generation of debug exceptions
Support for a parameterized query/view in complex event processing
Substituted di-arylhydantoin and di-arylthiohydantoin compounds and methods of use thereof
  Randomly Featured Patents
High speed image data processing circuit
Methods of treating colitis using STAT-4 anti-sense oligonucleotides
Engine controller
Method for treating plants
Separation of sulphides from pulping liquors by electrodialysis
Process for preparing fibrinogen receptor antagonists
Signal converting device and information recording apparatus employing the same
Font type identification
Double-wall balloon catheter for treatment of proliferative tissue
Shelf support