Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
All-angle light emitting element having high heat dissipating efficiency
Escalating data backup protection in response to a failure in a cluster of nodes
Manufacturing method power semiconductor device
Hybrid fin field-effect transistor structures and related methods
Retrievable outgoing audio messaging
Hot-press cushion material and manufacturing method of the same
System and method of verification of analog circuits
  Randomly Featured Patents
Mechanism for obtaining and applying constraints to constructs within an interactive environment
Power cable retriever
Fabrication method for a capacitor having high capacitance
Tape recorder
Apparatus and method for injection of a fluid for an exhaust gases treatment device
Container for storing and dispensing labels
Method and apparatus of tool control in arbitrary plane operations
Electronic receptacle
Mounting structure of electronic device, and pneumatic tire onto which electronic device is mounted by such mounting structure
LCD display