Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Flat display panel and method for forming the same
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Image descriptor quantization
Image forming apparatus and control method therefor
Reception circuit and signal reception method
  Randomly Featured Patents
Method of cleaning hole diggers and spot cultivators and hole digger cleaning device
Emergency vehicle alert system
Image data memory control unit
Electrochemical double-layer capacitor and film enclosure
Outdoor armchair
Combined modulation schemes for spatial light modulators
Superconducting metal oxide Tl-Pb-Ca-Sr-Cu-O compositions and processes for manufacture and use
Image reading apparatus, image forming apparatus and image reading method
Acoustical virtual environment
Organic glass ophthalmic lens having an impact-resistant primer layer based on a polyurethane latex and its manufacturing process