Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
System and method for converting biomass to ethanol via syngas
Fibrous laminate interface for security coatings
Phosphonate compounds
Synthetic bone grafts
Network traffic demotion
Method of publicly displaying a person's relationship status
Stackable clothes drying apparatus
  Randomly Featured Patents
Liquid cooled fluid conduits in a collector for an electron beam tube
System and method for classifying a disease state using representative data sets
Interchangeable suspension system
High purity sealing material
Method for configuring multiple identical serial I/O devices to unique addresses through a serial bus
Exercise apparatus
Communication device and a method for simultaneous transmission of speech and data
System and method for the delivery of electronic books
Light control apparatus for lighting an organic electroluminescence device and lighting appliance using the same
Passive radar detector for dualizing missile seeker capability