Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Bi-directional switch using series connected N-type MOS devices in parallel with series connected P-type MOS devices
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
Retransmission control method, base station and mobile station
Resource capacity monitoring and reporting
Flame-proofed thermoplastic compositions
PLL circuit
Molecular sieve
  Randomly Featured Patents
Switching device for electronic timepiece
Medicine administering device for nasal cavities
Dual controlled release dosage form
Bar code gasoline blending
Flat anchor for tilt-up concrete slabs
Method and apparatus for air sparged slurry tanks
Adhoc networking
Methods and systems for producing linear polarization states of light at the end of a length of optical fiber
Method and apparatus for automatic phase correction of NMR spectra
Method of converting a furnace to oxygen-fuel while it is operating and aburner block assembly