Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Semiconductor manufacturing optimization by combining small lots into individual carriers
Voice rendering of E-mail with tags for improved user experience
Apparatus and method for classifying images
System and method of recording media content
Preparation of metal nanowire decorated carbon allotropes
Apparatus and methods for temperature-based control of communication device operations
Mobile phone terminal with camera function and control method thereof for fast image capturing
  Randomly Featured Patents
Outlet accommodating out-of-specification plugs
Low coupling force connector
Actuator assembly
Protective cover for two bank cards
Fault isolation for vehicle using a multifunction test probe
Slim portable terminal
Transmission recording and reproduction of digital data and time information in transport packets using a compression ratio
Method for the production of mask patterns for integrated semiconductor circuits
Compositions and methods for achieving improved physiological response to exercise