Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Pet urn enclosure
Leaky wave mode solar receiver
Inhibitor of casein kinase 1delta and casein kinase 1E
Composite conductive pads/plugs for surface-applied nerve-muscle electrical stimulation
Compositions of PD-1 antagonists and methods of use
Computer product, information retrieval method, and information retrieval apparatus
Method and system for producing fluoride gas and fluorine-doped glass or ceramics
  Randomly Featured Patents
Outboard motor
Method and composition for neutralizing acidic components in petroleum refining units
Lifting clamp cam wear indicator and method
Annular circuit components coupled with printed circuit board through-hole
Game machine combined with an optical disc player
Combination primary and fan air thrust reversal control systems for long duct fan jet engines
Universal projector mount
Cold-adapted equine influenza viruses
Safety rocker for an infant seat
Differential pressure valve for controlling a system having a heat carrying medium