Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement










Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.








 
 
  Recently Added Patents
System for alarming upon occurrence of secession of smart key for vehicles
RPM Controlled Wind Power Generation System
Pet carrier
System for purifying air through germicidal irradiation and method of manufacture
Stain-blocking aqueous coating composition
Acoustic reconfiguration devices and methods
Inhibitors of bacterial tyrosine kinase and uses thereof
  Randomly Featured Patents
Vehicle, toy, and/or other replicas
Optical integrator and projection exposure apparatus using the same
Cyclic pressurization including plural pressurization units interconnected for energy storage and recovery
Method for the preparation of a food having desalinating activity
Vertical pin automobile door hinge wear compensator
Fluorogenic 2,1,3-benzoxadiazoles and fluorometric amine/thiol assays therewith
Method, system and computer program product for providing a regional E911 network
Multi-sensor guidance system for extreme force launch shock applications
Volume independent test device
Tactile reading system for data coming from a computer and associated communication device