Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
ZnO green luminescent material and its preparation
Enabling improvement in cellular network coverage
Enhanced telephony services
Power-on reset circuit
Intralevel conductive light shield
Multicolored light converting LED with minimal absorption
Package for product
  Randomly Featured Patents
Vehicle top camper
Interconnecting packet switches
Toric-shaped lenses and goggle assembly
Method and apparatus for managing communications and for creating communication routing rules
Motor vehicle door handle assembly
Method for separating and purifying fission noble metals
Identifying entries and exits of strongly connected components
5-fluorouracil derivatives
Method and apparatus for coiling elongated articles