Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Registry key federation systems and methods
Invisible fence battery charger
Therapeutic human anti-IL-1R1 monoclonal antibody
Analysis, secure access to, and transmission of array images
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Digital photographing apparatus
  Randomly Featured Patents
Method for preparing supplement using pettitoes or pig's head and Zanthoxylum piperitum, and composition thereof
Vacuum cleaner
Truck mounted brake beam with removable brake heads
Modular camera and printer system
Articulated pavement compacting machine
Charged-particle beam system
Convertible sink
Hammer drill for performing rotary drilling or percussive drilling
Foldable wheelchair
Wireless trusted point of access to a computer network