Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Sensing during magnetic resonance imaging
Image forming apparatus and control method therefor
Linerless labels
Creating three dimensional graphics data
Reflective non-invasive sensor
Methods and apparatus for ultrasonic cleaning
Intermediate film for laminated glasses, and laminated glass
  Randomly Featured Patents
DRAM cell with a double-crown shaped capacitor
Incision device capable of automatic assembly and a method of assembly
Partitioning in distributed computer system
Engine restart apparatus and method
Identification accessory device
Creating home pages based on user-selected information of web pages
Pillow top for a cushion
Transmission band limiting filter apparatus and transmission apparatus
Motor control device
Semiconductor memory device