Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Split-ring resonator creating a photonic metamaterial
Radiation protective garment with forced ventilation and method
Lightning-protective explosion-preventive fastener
Systems, methods, and computer readable media for providing information related to virtual environments to wireless devices
Adaptive analog echo/next cancellation
Resonant oscillator with start up and shut down circuitry
Pixel structure of organic light emitting device
  Randomly Featured Patents
Automatic feed system and related process for introducing source material to a thin film vapor deposition system
Scrolling sign retrofit kit
Substrate with camouflage pattern
Fixation for a plate sheathing
Continuously operable power actuated vacuum filter
Method of and apparatus for generating neutrinos and/or antineutrinos, a neutrino modulation method, and a neutrino beam generator
Light-color plant oils and related methods
Active configurable capacitively loaded magnetic diploe
Cell substrate electrical impedance sensor with multiple electrode array
Semiconductor device for improving electrical and mechanical connectivity of conductive pillers and method therefor