Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Seat post having a non-uniform cross-section
Coupling device having piercing member
Method and apparatus for selective decoding in a wireless communication system
Wire guide
Semiconductor device manufacturing method and device for same
Potential separation for filling level radar
Signal transfer apparatus
  Randomly Featured Patents
1H- and 2H-Benzotriazoles
Light emitting diode (LED) array for excitation emission matrix (EEM) fluorescence spectroscopy
Humorous megaphone
Charcoal burning cooking device
Particle charging device and an electric dust collecting apparatus making use of said device
Sleep method, wake method and mobile terminal device
Dry heater fixing unit of drum-type washing machine combined with drier
Methods of forming capacitors, and methods of forming DRAM arrays
Process for shaping articles from electrosetting compositions
Motor control system incorporating digital top speed limiting arrangement