Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Semiconductor device and manufacturing method thereof
Methods of offering guidance on common language usage utilizing a hashing function consisting of a hash triplet
Bit mask generation system
Shirt and tie arranged in a box
Nonlinear observer for battery state of charge estimation
Image illumination and capture in a scanning device
Dynamic voltage transitions
  Randomly Featured Patents
Slipper sock
Underwater pinger automatic deployment switch
Electrosurgery apparatus with partially insulated electrode and exposed edge
Neurocybernetic prosthesis
Air conditioning apparatus for vehicle
Connector for coaxial cable
Optical recording medium and optical recording method
Iminoxy derivatives of indole and indene compounds as inhibitors of prostaglandin biosynthesis