Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Nanowire structured photodiode with a surrounding epitaxially grown P or N layer
Mechanical and moisture protection apparatus for electronic devices
Workflow optimization for high throughput imaging environments
Method for measuring and improving organization effectiveness
Wire guide
Voltage level shift circuits and methods
Collaborative data redundancy for configuration tracking systems
  Randomly Featured Patents
Self-lubricated bearing
Methods and systems for caching and synchronizing project data
Print head assembly with a stationary heater
Solar energy absorber
Genetically engineered antibody analogues and fusion proteins thereof
Interruptive mobile production system
Collapsible table
Single point probe structure and method
Method for producing aperture electrode member
Method and means for vaporizing liquids for detection or analysis