Resources Contact Us Home
SRAM cell design with high resistor CMOS gate structure for soft error rate improvement

Image Number 5 for United States Patent #6992916.

A high resistor SRAM memory cell to reduce soft error rate includes a first inverter having an output as a first memory node, and a second inverter having an output as a second memory node. The second memory node is coupled to an input of the first inverter through a first resistor. The first memory node is coupled to an input of the second inverter through a second resistor. A pair of access transistors are respectively coupled to a pair of bit lines, a split word line and one of the memory nodes. The resistors are prepared by coating a layer of silicide material on a selective portion of the gate structure of the transistors included in the first inverter, and connecting a portion of the gate structure that is substantially void of the silicide material to the drain of the transistors included in the second inverter.

  Recently Added Patents
Systems and related methods of user-guided searching
Antagonists of the glucagon receptor
Image forming apparatus having a primary transfer unit, a secondary transfer unit, and a direct transfer unit
Weight-balanced polygonal mirror, light scanning unit using the polygonal mirror, and image forming apparatus
Method of manufacturing semiconductor device and semiconductor device
Scalable security services for multicast in a router having integrated zone-based firewall
Method of processing data and display apparatus for performing the method
  Randomly Featured Patents
System for and method of operating gas discharge display and memory
Multi-stage bidirectional optical amplifier
Sensory smoking simulator
Electret transducer with solar power
Razor cartridge with dimpled blade guard
Beverage conveyance system between beverage storage and dispensing
Control for an electrical generating and distribution system, and method of operation
System and method for multi-rate concurrent waveform capture and storage for power quality metering
System for managing data storage based on vector-summed size-frequency vectors for data sets, devices, and residual storage on devices
Compact high voltage power supply