Resources Contact Us Home
Simultaneous read-write memory cell at the bit level for a graphics display

Image Number 6 for United States Patent #6930929.

An improved memory for graphics displays includes an improved memory cell. Data may be written and read from the single bit cell simultaneously, eliminating the need for additional memory circuits to service an N column driver for a display. Additionally, the architecture of the memory allows for a signal input port for writing the data to the cell while allowing for multiple parallel output ports for reading the data. The unique architecture eliminates the need for addressing logic and refresh circuitry for display applications.

  Recently Added Patents
Method for forming contact hole
Positive electrode active material for nonaqueous electrolyte secondary battery
Headset, terminal, and method capable of switching headset mode
Pixel structure of organic light emitting device
Antitumoral compounds
Scalable encoding apparatus, scalable decoding apparatus, scalable encoding method, scalable decoding method, communication terminal apparatus, and base station apparatus
Method of interfacing a host operating through a logical address space with a direct file storage medium
  Randomly Featured Patents
Fast service restaurant building
Flow switching apparatus, regenerative alternate combustion burner system using the apparatus, and regenerative heat exchanger system using the apparatus
Selectively plugging subterranean formations with a hydrocarbon soluble fluid
Ivy plant
Cursor management on a multiple display electronic flight instrumentation system
Braze thickness control
Stimulating the differentiation of preadipocytic cells and therapies based thereon
Towed line floater
Lapping slurry compositions with improved lap rate
Automotive alternator having parallel connected circulating circuit to rapidly attenuate field current