Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
System and method for indoor-outdoor scene classification
Method and apparatus for hearing assistance device microphones
RF safe transformer-coupled transmission line for MRI with reduced artifacts
Scaler tip
Selective-sorting harvesting machine and sorting chain including one such machine
Precision roll turning lathe and automatic tool changer therefor
Method of producing solid state imaging device with optimized locations of internal electrical components
  Randomly Featured Patents
Process for producing deacetylase from Vibrio cholerea IFO 15429
Method for producing a denture
System and method for communication channel and device control via an existing audio channel
Cylindrical jigsaw puzzle
7-(substituted or unsubstituted amino) 3-substituted methyl-.sup.3 cephem-4-carboxylic acid
Semiconductor memory device having global bit line precharge circuits
Apparatus for the unstacking and transportation of blanks
Infinitely variable friction gear
ISO fittings for composite structures