Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Methods for forming patterned structures
System and method for detecting executable machine instructions in a data stream
Cable sheath
Image forming apparatus, image forming method, and computer readable medium for identifying target-recording element using detection pattern
Non-serialized electronic product registration system and method of operating same
Scoring users of network based users
Magnetic memory and method of manufacturing the same
  Randomly Featured Patents
Stator tube removal and installation device
Portable electric chisel
Magnetic read sensor employing oblique etched underlayers for inducing uniaxial magnetic anisotropy in a hard magnetic pinning layer
Thin film resistor and method of fabrication
Water supply system
Apparatus and method for forming optical black pixels with uniformly low dark current
Processes for the preparation of 4-[[4-[[4-(2-cyanoethenyl)-2,6-dimethylphenyl]amino]-2-pyrimidinyl]amino]- benzonitrile
Non-invasive measuring device with different operating modes
Method and system for signal dependent boosting in sampling circuits
Apparatus for mounting an electronic component