Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Position pointer, variable capacitor and inputting apparatus
Cache memory control device, semiconductor integrated circuit, and cache memory control method
Display apparatus
Image sorting device, method, program, and integrated circuit and storage medium storing said program
Silicas and alkali metal salt compositions, detergents formed from such compositions and method of forming such compositions and detergents
Imidazolidine-2,4-dione derivatives, and use thereof as a cancer drug
Female urine funnel
  Randomly Featured Patents
Hand-held resilient exerciser
Diesel particulate filter assembly
Connection element for an outer end piece of a surgical electrode
Dust eliminator for computer and control method thereof
Terminal for a bidirectional synchronous digital hierarchy link with automatic protection switching conveying multiplexed data
Apparatus for encapsulating semiconductors
Frequency and time slot synchronizaton using adaptive filtering
Electrical connector with improved board lock having elastic portion abutting against optical drive disk
Use of a low-oxygen environment in plant transformation