Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Electronic dispersion compensation within optical communications using reconstruction
Battery pack with interchangeable circuit substrates
Cover panel for frame based door lock
Image sorting device, method, program, and integrated circuit and storage medium storing said program
Method and system for modularized configurable connector system for ethernet applications
Phospholipid-based powders for drug delivery
Browsing or searching user interfaces and other aspects
  Randomly Featured Patents
Mobile house
Automatic flush actuation apparatus
Stuffing box leak containment apparatus
Screw-type cable fitting
Continuous form multiple ply ticket assembly
Universal IM and presence aggregation on technology-specific client
Robust multicode detector for HSDPA
Apparatus for removing material from surfaces of a metals processing chamber
Method for placing instrumentation in a bore hole