Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Compounds and compositions for treating chemical warfare agent-induced injuries
Electronic hand-held device
Garden tool handle
Biological analysis arrangement and approach therefor
Isolated nucleic acid molecule encoding an antibody that reduces GDF-8 activity
Irreversible thermochromic ink compositions
Solid state lighting devices with cellular arrays and associated methods of manufacturing
  Randomly Featured Patents
Automatic arpeggiator
Tape dubbing and divided master tape producing system
Device, system, and method of reduced-power imaging
Lithium and vanadium containing sealing composition and process therewith
System and method for automatically drafting a blog entry
Self-aligned contacts for high k/metal gate process flow
Printing a web page using a mobile device
Silicone automobile finish protectant
Folding unicycle attachment for a wheelchair
Device for noncontact intermittent contact scanning of a surface and a process therefore