Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Fast carrier allocation in multi-carrier systems
Memory management configuration
Calcium carbonate granulation
Encoder that detects positional information of a moving body generating interference fringes that move in opposite directions
Media identification system with fingerprint database balanced according to search loads
Passive charge cord release system for an electric vehicle
Security arrangements for extended USB protocol stack of a USB host system
  Randomly Featured Patents
Fuse holder
Print media handling and ejection system
Low pressure drop bacterial filter and method
Silicone amine oxides
Quenching device
Container for plate-like objects
Process of producing thin film transistor
Electrostatic detection apparatus and method, and coordinate detection program
Recording/playback apparatus with electric wave transmission
Method of preparing thin crystal or film