Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Method and system for evaluating/analyzing patent portfolio using patent priority approach
Flip-chip mounting resin composition and bump forming resin composition
Computer program, system, and method for mapping Social Security claiming strategies
Controller for soldering iron
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Dispensing of restricted goods
Method and system for generating and displaying an interactive dynamic graph view of multiply connected objects
  Randomly Featured Patents
Transducer health and offset calibration processing system
Writing instrument
Single crystalline structure, method of forming the same, semiconductor device having the single crystalline structure, and method of manufacturing the semiconductor device
Water softener control unit
Partial dynamic implementation of java interfaces
Sealed dome switch for mobile electronic device
Casting of particle-based hollow shapes
Razor blade cartridge unit with dual blades
Slide analysis system
Artificial hip joint made from two different surgical alloys