Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Vending machine
System and method for improving cache efficiency
Remote controller
Semiconductor power amplifier
Canine iPS cells and method of producing same
Position detection device, pointing device and input device
Automatic adjustment of devices in a home entertainment system
  Randomly Featured Patents
Control method of optical disk recording/reproducing apparatus
Biological fluid assay system and method
Apparatus for manufacturing a rubber-metal plate composite
Selective para-ethylation of toluene with magnesium compound-impregnated, crystalline, gallosilicate based, molecular sieve catalyst compositions
Exfoliation stone
Analog spatial filter for detection of unresolved targets against a cloud-cluttered background
Emergency support for voice over internet protocol (VoIP) over mixed macro and femto networks
Magnetic resonance imaging apparatus and method
Method and arrangement for transporting larger units
System for selecting command packet and corresponding response packet from communication stream of packets by monitoring packets sent between nodes on network