Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
Methods of fabricating semiconductor device
Distributed multicast packet replication with centralized quality of service
Touch sensing technology
Bird deterrent
Information display device and program storing medium
Active matrix substrate, method for manufacturing same, and liquid crystal display apparatus
  Randomly Featured Patents
Coupling member for the suspension of a key ring
Fluid container
Method for selecting implant components
Method of decreasing instantaneous current without affecting timing
Switching system
Stamp dispensing and envelope handling device
Vehicular air-conditioner
Coffee table
Scanning laser thermal annealing
Flask for perfumery products