Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Representing polarized light in computer models
Relative pose estimation of non-overlapping cameras using the motion of subjects in the camera fields of view
Optical angular position detection apparatus and method
Memory device, test operation method thereof, and system including the same
Signal routing dependent on a loading indicator of a mobile node
Elastic wave device having a capacitive electrode on the piezoelectric substrate
Methods for testing OData services
  Randomly Featured Patents
Eye treatment suspension
Electronic camera having a face detecting function of a subject
Electronic component base
Personal feminine hygiene device
Modular cable protector assembly
Scanner motor
Masks and methods of forming masks which avoid phase conflict problems in phase shifting masks
Semiconductor device and manufacturing method thereof
Look-up table action
Method of forming a manifold in a substrate and printhead substructure having the same