Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Serving base station selection based on backhaul capability
Biological analysis arrangement and approach therefor
Method and apparatus for verifiable generation of public keys
Systems and methods for implementing pressure sensitive keyboards
Method and system for migrating object update messages through synchronous data propagation
Lettuce sister lines PX06514083, PX06514153, PX06514201 and PX06514204
Vending machine
  Randomly Featured Patents
Balloon catheter with improved pressure source
Thin film varactors
Solid pretzel cracker
Device test data reuse for device simulation
Sheet feeder for printers including means to control and detect the sheet
No-wiring robot
Vehicle body compartment lid method of manufacturing
Power device with bottom source electrode
Method for manufacturing an object from a sandwich structure having a reinforced corner and an object of this type
System and method for automated selection of testing criteria for payment devices