Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Method for accessing wireless network
High safety vehicular transportation system and operational method thereof
Flash drive
Verification of a portable consumer device in an offline environment
Bicycle shifting method
Recombinant vectors for use in position-independent transgene expression within chromatin
  Randomly Featured Patents
Water injection manifold pressure relief vent
Liquid or gel detergent compositions containing calcium and stabilizing agent thereof
Flexible resin composition and sealing part for waterproof connector
Apparatus for measuring fluorescent material in a liquid
Method of masking sealing gaskets
Method and system for synchronizing mutually interfering signals in digital radio transmissions with frequency re-use
Particle-removing medical device and method
Educational kit
CUDR as biomarker for cancer progression and therapeutic response