Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
System and method for passing PLC signals from a first electrical line to a second electrical line
Real-image zoom viewfinder and imaging apparatus
3D image generating method, 3D animation generating method, and both 3D image generating module and 3D animation generating module thereof
Key management policies for cryptographic keys
Systems and methods to provide communication history for communication devices
Reception method and reception apparatus
Method for dropping packet data, radio communication device, and mobile communication system
  Randomly Featured Patents
Power branching transmission
Method of reporting merchant information to banks
Method for the manufacture of an optically readable disc, and discs obtained by this method
Device for delivering a ventilation gas
Device for carrying wood and the like
Structural additions for boosting lateral effectiveness
Hybrid metal-composite valve lifter guide
Benzoimidazolone-carboxamide compounds as 5-HT.sub.4 receptors agonists
Device and method for delivering solid medication to an eye
Balanced driveshaft assembly and method