Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Digital photographing apparatus and control method for evaluating validity of an auto-focus operation
Calibration device and related method for phase difference between data and clock
Probe for ultrasound diagnostic apparatus
Burner grate
Charged particle beam apparatus
Distributed image acquisition, storage, and backup system
Inflatable workshop
  Randomly Featured Patents
System for producing language neutral objects and generating an interface between the objects and multiple computer languages
Method for electromechanical fabrication
Apparatus for detecting three-dimensional configuration of object employing optical cutting method
Developer sheet useful in providing transparencies or reproductions having a controlled gloss finish utilizing a surfactant
Electronic device featuring thermoelectric power generation
Process for the production of bitumens of a high penetration value, apparatus for carrying it out, and products thus obtained
Method for forming a molded plastic article
Hand fin apparatus
CD34+ peripheral blood progenitor cells obtained by ex vivo expansion
Beverage container