Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Remote configuration of a hardware setting on one or more target computing device(s)
2-aminopyrimidin-4-one and 2-aminopyridine derivatives both having BACE1-inhibiting activity
Wireless communication terminal
Methods and apparatus to implement multipoint and replicated communication paths using upstream and recursive downstream label mappings
System controlled responsive to data bearing records for permitting access
Method of and apparatus for maintaining smooth video transition between distinct applications
SIMD integer addition including mathematical operation on masks
  Randomly Featured Patents
Drying plant for compressed air
Heat sealing of semicrystalline quasi-amorphous polymers
Base-emitter reverse bias protection for BICMOS IC
Call handling
Hybrid audio amplifier
Thermostable polarizers
Panel unit
Container with curled tamper-evident band to retain closure