Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Dynamic load profiling in a power network
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Electronic device
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
Emergency power-off button with proximity alarm
Processing biomass
Electric rotating machine for vehicle
  Randomly Featured Patents
Information input/ output unit
Process for the preparation of 2-(imidazolin-2-yl)-3-pyridine- and -3-quinolinecarboxylic acids
Protocols for multi-hop relay system with centralized scheduling
Liquid flow sensing systems
Semiconductor memory apparatus
Asynchronous, high-bandwidth memory component using calibrated timing elements
Substrates with small particle size metal oxide and noble metal catalyst coatings and thermal spraying methods for producing the same
Domain management for digital media
Vaporizer that vaporizes a liquid to generate vapor
Audio signal processing method, audio signal processing apparatus, Hi-Fi video apparatus, digital video apparatus and 8 mm video apparatus