Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Flat panel display device and method of fabricating the same
Systems and methods for tracking mobile terrestrial terminals for satellite communications
Alkaline battery
Surface modification
Method for detection and characterization of a microorganism in a sample using time-dependent intrinsic fluorescence measurements
Acoustic measuring instrument
Method and apparatus for managing backup channel in multi-channel environment
  Randomly Featured Patents
Article of headwear with integrated hairband
Program verify and erase verify control circuit for EPROM/flash
Apparatus and method for mitigating excess time delay in a wireless communication system
Denture base
N-substituted 4-((4'-aminobenzoyl)-oxymethyl)-piperidines having gastric prokinetic properties
Wire-bond free input/output interface for GaAs ICs with means of determining known good die
Hour meter apparatus and method
Information processing apparatus and method, and provision medium
Driving-torque distribution control system for four-wheel drive vehicles
Method, apparatus and article for random sequence generation and playing card distribution