Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Optimized delivery of web application code
Synergistic compositions for the treatment of topical viral infections
Display apparatus
Package for product
Method for maintaining a driver-independent braking intervention after a collision
Controlling access to resources on a network
Integrating map-reduce into a distributed relational database
  Randomly Featured Patents
Connection structure for actuator and flexible printed circuit of hard disk drive
Semiconductor integrated circuit
Method of estimating mechanical hardness of steel from its magnetic properties
Apparatus and method for applying a cyclical load to an elongate specimen
Exhaust gas purification apparatus for internal combustion engine
Manufacturing method of a device
Christmas bell ornament
Systems and methods for acquisition and tracking of low CNR GPS signals
Server-side suggestion of preload operations
Dual damascene process