Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Adhesive structure of optical device, adhesion method, and optical pickup device
Hair motion compositor system for use in a hair/fur pipeline
Method and apparatus for laser strip splicing
Touchscreen with extended conductive pattern
Power management implementation in an optical link
Tablet computer
Probe for ultrasound diagnostic apparatus
  Randomly Featured Patents
Multiple camera automatic digitizer and method
Single-sided multi-band antenna
Continuously adjustable neutral density area filter
Method for extracting arsenic and heavy metals from phosphoric acid
Method for processing dynamic pressure groove of fluid dynamic bearing
Dental implant for use as a pillar in a mouth
Gas rate gyro
Method of forming electrical interconnects having electromigration-inhibiting segments to a critical length
Identification and remediation of oversensed cardiac events using far-field electrograms