Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Isolation rings for blocking the interface between package components and the respective molding compound
Energy storage device package
Scanning of a touch screen
Modification of an object replica
Method of manufacturing crystalline silicon solar cells with improved surface passivation
Methods for isolating ligands of the human bitter taste receptor TAS2R49
Digital video disc player
  Randomly Featured Patents
Travel gear of crawler work vehicle
System and method for a non-sequential undo mechanism
Apparatus for broadcasting a warning signal
Bushing for torque load transfer attachment hardware
Combined perfume bottle and closure
Human monoclonal antibodies against CD20
System for treating sludge
System and method for secure group transactions
Vaccine formulations comprising antiidiotypic antibodies which immunologically mimic group B streptococcal carbohydrates