Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Turbulence sensor and blade condition sensor system
MOS device for eliminating floating body effects and self-heating effects
Particle measurement process and apparatus
Multiple angle bend for high-voltage lines
Method of fabricating display device
Technique for manufacturing bit patterned media
Selection of hash lookup keys for efficient retrieval
  Randomly Featured Patents
Table saw throat plates and table saws including the same
Packaging apparatus and method
Display unit
Adjustable lamp
Medium substrate, production method thereof and magnetic disk device
Culturing apparatus
High temperature superconducting low power receiver protector/clutter automatic gain control for radar receiver
Solid state image wavelength converter
Garment hanger body
Hub for mounting a rotary tool