Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Architectural panel with natural fossil spade leaf embossed surface
Deadline-driven parallel execution of queries
Luminescent nanosheets, and fluorescent illuminators, solar cells and color displays utilizing the same as well as nanosheet paints
Mobile target system
Glow in the dark swim goggle frame and band
Continuous geospatial tracking system and method
Method and apparatus to adjust received signal
  Randomly Featured Patents
DOPO-derived flame retardant and epoxy resin composition
Combination can opener and blender assembly
ADP-ribosyl transferase fusion proteins, pharmaceutical compositions, and methods of use
Liposuction cannula device and method
Pressure accumulator and method of forming the same
Magnetic sensing proximity detector
Method and apparatus for reducing and extracting wing-tip vortex energy
Charged particle beam apparatus
Row redundancy circuit using a fuse box independent of banks
Phase modulation device for an ophthalmic instrument, ophthalmic instruments equipped with such device, and related calibration method