Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Output device, source apparatus, television set, system, output method, program, and recording medium
Heat transfer label for decorating a metal container
System and method for confirming delivery of an electronic message
Organic dual-gate memory and method for producing same
Multiple carrier compression scheme
Semiconductor device having trapezoidal shaped trenches
Diaminocyclohexane compounds and uses thereof
  Randomly Featured Patents
Robot, robot control system, and program for the same
Magneto-inductive flowmeter and measuring tube for such
Integrated direction finder
Catalyst composition and process for producing copolymer
Process for the preparation of N-substituted esters of 9,10-dihydrolysergicacids
Paring apparatus with pivotable paring head
Wavelength division multiplexed optical interconnection device
Method of fabricating capacitor of memory cell
Full meshing gear type variable speed transmission for electric cars
Recreational vehicle