Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Wound dressings
State control of remote hosts for management of distributed applications
Wafer level packaging
Preparation of isomerically pure substituted cyclohexanols
Atmospheric treater with roller confined discharge chamber
Charging current control method and charging system
  Randomly Featured Patents
Funeral flag
Image fixing device with oil application roller for image forming apparatus
Method for identifying mutants and molecules
Controlled mini-emulsion free radical polymerization
Methods and apparatus for channel adaptation in a DMT based system
Holder for floral arrangements
End connector
Fifth wheel vehicle trailer
Minimal effluents discharge pulp mill with chemical recovery