Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Disposable and tamper-resistant RFID lock
Battery structures and related methods
Large carrying case
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Methods and apparatus for address translation functions
Treatment of influenza
Advertising apparatus
  Randomly Featured Patents
Low noise biasing technique
Container, system and method for providing a solution
Method for preparing solid state polycarbonates in a unitary series of operations
Method for reducing chemical oxygen demand of water containing organic material emulsified by a surfactant
Active address content addressable memory
Closed, one-handed blood sampling system
Interleaving block operations employing an instruction set capable of delaying block-store instructions related to outstanding block-load instructions in a computer system
Multiple terminal SMT BGA-style wound capacitor
Exponential conversion circuit
Welhead templates