Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Developing cartridge
Security patch update processor
Method and system for facilitating micropayments in a financial transaction system
Molecular sieve
Prevention and reduction of blood loss
System and method for providing private demand-driven pricing
System and method for selecting a video encoding format based on feedback data
  Randomly Featured Patents
Semiconductor integrated circuit and layout designing method of the same
Discharge device having cathode with micro hollow array
Methods and systems to supplement a listing via a third party trust provider
4-Trifluoromethylbenzoic acid derivatives as thromboembolic agents
Method of manufacturing semiconductor device
Method and apparatus to sharply focus aerosol particles at high flow rate and over a wide range of sizes
Connector for sports goal frame
Lockset security device
Apparatus for measuring dimensional change of materials
Transmission gate and semiconductor device