Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Provision of downlink packet access services to user equipment in spread spectrum communication network
Event handling in an integrated execution environment
Methods and systems providing desktop search capability to software application
Display panel and gate driving circuit and driving method for gate driving circuit
Error detection and recovery tool for logical volume management in a data storage system
Systems and methods for unchoked control of gas turbine fuel gas control valves
Organic light-emitting display with black matrix
  Randomly Featured Patents
Apparatus and method for unified debug for simulation
Centrifugal spinning process for spinnable solutions
Method for the preparation of melamine
Spatially-addressable immobilization of oligonucleotides and other biological polymers on surfaces
Plant pot
Vital information measuring device
Protective device for drive shaft universal joint assembly
Truck mounted carpet cleaning machine
Motor vehicles incorporating deployable roll bar assemblies
Method of inhibiting binding of von Willebrand factor to human platelets and inducing interaction of platelets with vessel walls