Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Electronic component
Control system for shifting an automatic transmission
Aware manufacturing of integrated circuits
Cognitive radio cooperative spectrum sensing method and fusion center performing cognitive radio cooperative spectrum sensing
Varying latency timers in a wireless communication system
Hand sign
Implantable medical devices including elongated conductor bodies that facilitate device and lead configuration variants
  Randomly Featured Patents
Multicast system for forwarding desired multicast packets in a computer network
Quality-ensuring routing technique
Two-lever three function control mechanism
Coupon binder
Selective induction of cell death by delivery of amino-terminal interleukin-1-.alpha. pro-piece polypeptide
Extract of bacterial macromolecules, a process for its preparation and a pharmaceutical composition containing the same
Device for receiving food for animals
Capacitor structure in a semiconductor device
Piperazinyl-propyl-pyrazole derivatives as dopamine D4 receptor antagonists, and pharmaceutical compositions containing the same