Resources Contact Us Home
SDRAM with command decoder coupled to address registers

Image Number 4 for United States Patent #6910096.

A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).

  Recently Added Patents
Gaze tracking password input method and device utilizing the same
Resolution setting apparatus, resolution setting method, and recording medium recording a resolution setting program when a television is used as a monitor of a computer
Method of and apparatus for image denoising
Methods and apparatus to perform time zone determination by a mobile station
Fuser member
Authentication platform and related method of operation
Method and system for reciprocal mixing cancellation of wideband modulated blockers
  Randomly Featured Patents
Laundry pre-treatment or pre-spotting compositions used to improve aqueous laundry processing
Multiple output reel module
Cutting device and method for producing a cut hole
Toy ball
Load adjusting device for a hoist
High speed electronics interconnect having a dielectric system with air holes of varying diameters and spans
Utensil holder for a table setting
Method for formation of coating film
Magnetic head tester using magnetic disk with pre-written servo
Agent for surface-sizing papers with maleic anhydride copolymers