Resources Contact Us Home
Method of delay calculation for variation in interconnect metal process

Image Number 4 for United States Patent #6880142.

A method of calculating delay for a process variation includes finding a value for each of exactly two independent variables that results in a maximum or minimum variation of estimated cell delay plus net delay, calculating a variation of resistance from the value found for each of the exactly two independent variables, calculating a variation of capacitance from the value found for each of the exactly two independent variables, adding the calculated variation of resistance to a net resistance to generate a modified net resistance for a selected net, adding the calculated variation of capacitance to a net capacitance to generate a modified net capacitance for the selected net, and calculating the cell delay plus net delay from the modified net resistance and the modified net capacitance.

  Recently Added Patents
Lubricant composition and antioxident composition
Tri-material dual-species neutron spectrometer
All-in-one information handling system
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
Buffer pool extension for database server
Rotating device
Method, apparatus, and system for energy efficiency and energy conservation including dynamic cache sizing and cache operating voltage management for optimal power performance
  Randomly Featured Patents
Continuous chewing gum method
Multi-shell emulsion particle
High temperature glass thermal control structure and coating
Self-aligned dual segment liner and method of manufacturing the same
AFM probe with variable stiffness
Mechanism for retaining a stack of sheets in a compiler tray, such as for automatic stapling
Method and material for photographic processing
Vision system for viewing a sporting event
System for coding an image representative signal
Filter center frequency temperature compensation by adjustment of the operating frequency of the host system