Resources Contact Us Home
Method of delay calculation for variation in interconnect metal process

Image Number 4 for United States Patent #6880142.

A method of calculating delay for a process variation includes finding a value for each of exactly two independent variables that results in a maximum or minimum variation of estimated cell delay plus net delay, calculating a variation of resistance from the value found for each of the exactly two independent variables, calculating a variation of capacitance from the value found for each of the exactly two independent variables, adding the calculated variation of resistance to a net resistance to generate a modified net resistance for a selected net, adding the calculated variation of capacitance to a net capacitance to generate a modified net capacitance for the selected net, and calculating the cell delay plus net delay from the modified net resistance and the modified net capacitance.

  Recently Added Patents
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Method and apparatus for exercise monitoring combining exercise monitoring and visual data with wireless internet connectivity
Dual-leadframe multi-chip package and method of manufacture
Assisted hybrid mobile browser
Coordinate locating method and apparatus
Pet carrier
Power surface mount light emitting die package
  Randomly Featured Patents
Foldable personal computer with detachable cover section
Fenestration unit with screen coil apparatus
Heating structure and its temperature control method
Expandable medical device with curved hinge
Sphincterotome and manometry catheter
Outdoor lighting fixture
IC test system for testing BGA packages
Disk case
Disc apparatus with a disc discriminating function
Talking doll having head movement responsive to external sound