Resources Contact Us Home
Method of delay calculation for variation in interconnect metal process

Image Number 3 for United States Patent #6880142.

A method of calculating delay for a process variation includes finding a value for each of exactly two independent variables that results in a maximum or minimum variation of estimated cell delay plus net delay, calculating a variation of resistance from the value found for each of the exactly two independent variables, calculating a variation of capacitance from the value found for each of the exactly two independent variables, adding the calculated variation of resistance to a net resistance to generate a modified net resistance for a selected net, adding the calculated variation of capacitance to a net capacitance to generate a modified net capacitance for the selected net, and calculating the cell delay plus net delay from the modified net resistance and the modified net capacitance.

  Recently Added Patents
Apparatus and method for encoding/decoding signal
Electronic device, information processing method, and storage medium
Generating a representation of an object of interest
Time sharing type autostereoscopic display apparatus and method for driving the same
Cartridge for conducting a chemical reaction
Tungsten barrier and seed for copper filled TSV
Display screen with graphical user interface
  Randomly Featured Patents
Portable shelter assembly
In-line venturi
Optical disc drive compatible with memory card slot
Bale-sheathing device
Method of forming sharp bends in plastic faced flat panels
Papillomavirus vaccines
Rollable floor mat
Organic light-emitting diode devices having reduced ambient-light reflection and method of making the same
Method of forming metal line in semiconductor device
Method in the decompression of an audio signal