Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Magnetic storage apparatus
Case of electronic device having antenna pattern embedded therein and mold and method for manufacturing the same
End-of-session authentication
Method and apparatus for diagnosing faults in a hybrid internet protocol network
Flexible circuit routing
System and method for access of user accounts on remote servers
System and method for distributing emergency data messages to public safety answering points in a balanced manner
  Randomly Featured Patents
Apparatus for recording and playing back still video images
Pneumatic door lock
Method for measuring electric current in a plurality of conductors
Forming phase change memory cells
Composite films with Langmuir-Blodgett component
Inhibition of hemoflagellates by camptothecin compounds
Vehicular auto light system
Narrow groove display panel
Fuel tank for motor vehicles
Section identification and distribution system monitoring system, method and program product