Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Battery comprising circuitry for charge and discharge control, and method of operating a battery
Lightweight multicast method and apparatus for data distribution service
Multi-carrier operation for wireless systems
Case for electronic device
Charging seat having cleaning member
Per-request control of DNS behavior
Interlock apparatus for vacuum circuit breaker
  Randomly Featured Patents
Imidazoquinoxaline protein tyrosine kinase inhibitors
Chip size semiconductor package and fabrication method thereof
Bifurcation stent pattern
Semiconductor memory having electrically erasable and programmable semiconductor memory cells
Elevating chair
Remote pressure indicator for sealed vessels including vehicle tires
Pulsed laser source with high repetition rate
Method of forming films over inner surface of cylindrical member
Driver assisting system, method for assisting driver, and vehicle incorporating same
Patient protocol card