Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Thin film switch and press key/keyboard using the same
Compact multi-functional scanning apparatus with retractable flatbed scanner
Light fixture
Retrievable outgoing audio messaging
Method and apparatus for determining the altitude of a mobile device
Automated measurement of concentration and/or amount in a biological sample
Method and system for detecting data modification within computing device
  Randomly Featured Patents
Method and system for managing wear-level aware file systems
Panel for an amusement ride
Transfer device
Method of polymerizing chloroprene using conjugated long-chain fatty acids as emulsifiers
Dry heat convection sterilization system
Switching connector
Associative memory device with variable recognition criteria
Pneumatic tire with belt layer overlapping folded portion of carcass
Method for fabricating merged logic CMOS device