Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Filtering method for improving the data quality of geometric tire measurements
Modular authoring and visualization of rules using trees
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Prompt gap varying optical filter, analytical instrument, optical device, and characteristic measurement method
Second order correction circuit and method for bandgap voltage reference
Web-based system and method for video analysis
Stroboscopic light source for a transmitter of a large scale metrology system
  Randomly Featured Patents
Wheel hub clutch assembly
Particulate conveyor device and apparatus
ODU alignment procedure using circularly polarized squint
Removable trackball for a handheld wireless communication device
Nuclear magnetic resonance imaging using pulse sequences combining selective excitation and driven free precession
Aircraft cabin lighting system and kit therefor
Advanced repeater with duty cycle adjustment
System for monitoring broadcast audio content
Transformer mounting pad
Process for producing hydrolyzed protein