Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Seat post having a non-uniform cross-section
Mobile terminal device capable of more effectively utilizing operation portions, conductive portion, operation detecting unit, power supply unit, and signal processing unit
Inductive signal transfer system for computing devices
Subband SNR correction in a frequency selective scheduler
Methods and apparatus for monitoring communication through identification of priority-ranked keywords
Depth estimation apparatus and method
Optical power measurement method, optical line terminal and optical network unit
  Randomly Featured Patents
End release seat belt buckle
Balancing parallel inverter systems
Process for making spirolactone compounds
System for enriching a bodily fluid with a gas having a removable gas-enrichment device with an information recording element
Monorail train set
Vapor-lift pump heat transport apparatus
Computer stand
Manufacturing process of toughened bainitic nodular graphite cast iron
X-ray generator and method
Silica-based coating composition and its use for coating cement-bonded objects