Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Plasmon generator includes three metal layers for thermally-assisted magnetic recording
Method and apparatus for accessing coconut water
Highly stable electrolytic water with reduced NMR half line width
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Compression molding method and reinforced thermoplastic parts molded thereby
Verifiable service policy implementation for intermediate networking devices
Systems and methods for dissipating an electric charge while insulating a structure
  Randomly Featured Patents
Superconducting apparatus and method for operating said superconducting apparatus
Lithographic technique for patterning a semiconductor device
Polyvinyl butyral sheet
Keyed cap for gas outlet valve
System for handling load and/or store operations in a superscalar microprocessor
Direct-fed microbial
Method of constructing an inkjet printhead with a large number of nozzles
Household-type water-recirculating clothes washing machine with automatic measure of the washload type, and operating method thereof
Interpolation processing apparatus and recording medium having interpolation processing program recording therein
Foam free testing systems and methods