Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Semiconductor device having a bonding pad and shield structure of different thickness
Pyrazole kinase modulators and methods of use
Apparatus and method for multiple pagings in broadband wireless communication system
RF amplifier with digital filter for polar transmitter
Systems and/or methods for using air/wind power to charge/re-charge vehicle batteries
Stacked type semiconductor memory device and chip selection circuit
Automatically capturing images that include lightning
  Randomly Featured Patents
Nucleic acids encoding protective epitopes of adenyl cyclase-haemolysin (AC-Hly)
Post light sensor housing
Method and device for testing a telecommunication cable
Apparatus for augmenting venous blood flow
Information processing apparatus, information processing method, and program
Body protecting device
System for generating electricity by using gravitational mass and/or momentum of moving vehicle
UV-curable nail coating formulations based on renewable polyols
Transmission rate control method and communication device
Power storage cell with heat conducting plate