Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Combining seismic data from sensors to attenuate noise
Telephone line seizure module
Mobile advertising and compensation-verification system
Image output method and device, and image display
Geographically self-labeling access points
Methods of synthesizing heteromultimeric polypeptides in yeast using a haploid mating strategy
Capacity and coverage self-optimization method and device in a mobile network
  Randomly Featured Patents
Sleeve for an acetabulum
System and method for measuring dispersion
Semiconductor device and method of producing the same
Method of inserting cores in a sand mold
Adjuvant for osteosynthesis in the case of pertrochanteric fracture of the neck of the femur
One cup coffee filter
Antifuse structure for in line circuit modification
Optical object detection apparatus designed to monitor front and lateral zones of vehicle
Refresh counter circuit and control method for refresh operation
Golf putter