Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Bit error mitigation
Display module
Integrated circuit package system with bonding lands
Gas cap removal tool
Maize variety hybrid X03A157
Dynamic data filtering system and method
Method of adenoviral vector synthesis
  Randomly Featured Patents
Button attaching fastener
Connector fitting for connecting corrugated conduit sections
Thixotropic donut icing
Anti-neoplastic, anti-viral or anti-retroviral spermine derivatives
Sugarcane UBI9 gene promoter and methods of use thereof
Article support
Concurrent enablement of persistent information unit pacing
Stress-sensitive sensors utilizing amorphous magnetic alloys
Long life reference electrode
Insulated jacket for a beverage container and blank and method for fabricating same