Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Creation and use of test cases for automated testing of media-based applications
System and method of supplying an electrical system with direct current
Bacterial superantigen vaccines
Reflective mask blank and method of manufacturing a reflective mask
TC-83-derived alphavirus vectors, particles and methods
Web-based system and method for video analysis
Contact sensor, driver device, and care bed
  Randomly Featured Patents
Copolymer, thermoplastic resin composition, and process for producing the same
Piezoelectric device, its manufacturing method, and touch panel device
Modular digital imaging system user interface
Adhesive-bearing metal sheet with photopolymerizable layer
Solvent recovery blends from diene production
Microminiature palladium oxide gas detector and method of making same
Tilter mechanism
Stemware carrier
Racemization of optically active amines