Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Soybean EF1A promoter and its use in constitutive expression of transgenic genes in plants
Shoe bag
Method and device for processing broadcast packets/multicast control messages
Compositions and methods for concentrating and depleting microorganisms
Communication device and method for detecting a radio signal
Secure provisioning of a portable device using a representation of a key
Method for selective deposition of a semiconductor material
  Randomly Featured Patents
Tip guard for a surgical suction device
Extrusion for modular display unit
Hardware load balancing through a single fabric
Trisimides of allyl-substituted or methallyl-substituted bicyclo[2.2.1]hept-5-ene-2,3-dicarboximides and the use thereof
High speed bipolar transistor using a patterned etch stop and diffusion source
Removal of organic contaminants from aqueous media
Winding device
Apparatus for continuously printing uncased folded books
Acetabular cup positioner and method
Golf ball