Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Markers of acute myeloid leukemia stem cells
Zoom lens
Image processing apparatus, image display apparatus, and image processing method
Method for generating codewords
Bio-pesticide and method for pest control
Selecting one of a plurality of print modes based on pixel coverage of a document
Refuelable battery-powered electric vehicle
  Randomly Featured Patents
Hydrostatic and hydrodynamic seal for rotating a rotating shaft
Wind driven power generator
Convertible lantern and reflector therefor
Plasma generating ignition system and associated method
Process for spin-dyeing of acid-modified polymers of copolymers of acrylonitrile using rapid-fixing di-quaternary cationic dyes
Water-in-oil emulsions
Developing apparatus
Method of manufacturing spatial light modulator and electronic device employing it
Compositions and methods for combating insect pests or fungal pests of plants
Audible alarm system for an automated external defibrillator