Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Methods for predicting cardiac toxicity
Motilin-like peptide compound having transmucosal absorbability imparted thereto
Socket type MEMS device with stand-off portion
Method of motion correction in optical coherence tomography imaging
Electronic system auto-mute control circuit and control method thereof
Packaging for socks
Composite materials comprising aggregate and an elastomeric composition
  Randomly Featured Patents
Method for detecting carrier profile
Device for isolation of seed crystals during processing of solution
Proximity detection device for protection of personnel against exposure to hazardous radio frequency radiation
Automatic sub-mold changer
Mixed refrigerant cycle for ethylene recovery
Component functioning with bulk acoustic waves having coupled resonators
Sanitary napkin
Method for ascertaining the content of an ingredient of flux in automatic soldering machines
System and method for managing maintenance of building facilities