Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Methods and compositions to treat and detect misfolded-SOD1 mediated diseases
Image processing apparatus, image forming system, and computer-readable storage medium
Dynamically reconfigurable systolic array accelorators
Regenerative power storage system mounted on DC electric railway car
Workflow optimization for high throughput imaging environments
High porosity ceramic honeycomb article containing rare earth oxide and method of manufacturing same
Vehicle motion control device
  Randomly Featured Patents
Roof plate with solar battery
Roll grinding apparatus
Cutting insert
Nanoparticulate compositions having lysozyme as a surface stabilizer
Handle for a sliding window or sliding door
Oxygen-absorbing resin composition and packing material, multi-layered packing material, package and packing method using the same
Adaptor assembly
Asymmetric disulfide compounds, method for producing the same, and optical products
System and method for detecting power system conditions
Multilumen manometer catheter