Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Electrical conduit containing a fire-resisting thermoplastic composition
Method and system for tracking mobile electronic devices while conserving cellular network resources
Novelty snacks and method of manufacture of same
Topical antibiotic composition for the prevention of Lyme disease
Simulation parameter correction technique
Downlink scheduling in fractional frequency reuse (FFR) systems
Magnetoresistive shield with coupled lateral magnet bias
  Randomly Featured Patents
Circuit providing load isolation and memory domain translation for memory module
Large scale machine learning systems and methods
Fungal endoglucanases, their production and use
Apparatus for automatic application of compositions to the skin
Splay bottom fluted metal piles
Plant disease control agent
Thick film conductor case compositions for LTCC tape
Data storage device with mechanism to control rotation of spindle motor
Quick clamping fixture
Soft cleat for athletic shoes