Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Remote control of transmitter-side rate adaptation
System and method for securely authorizing and distributing stored-value card data
System and method for controlling power consumption in a computer system based on user satisfaction
System and method of producing construction specifications
Near field communication data conversion with an event-field
Resource guide generator for resource pages
Electronic module assembly for filtered feedthroughs
  Randomly Featured Patents
Still image slide with sound track control
High-cleaning silica materials and dentifrice containing such
Semiconductor memory device and method for generating output enable signal
System and method automatically selecting intermediate power supply voltages for intermediate level shifters
Hydrated fibrous mats
Cutting tool attached to package for wound line
Intelligent roaming system with over the air programming
Reloadable ribbon cartridge
Non-ionic surfactant based detergent formulations with short chain amphoteric additives
Treatment of radioactive wastes