Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Volume compensation within a photovoltaic device
Analogue-to-digital converter
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
System, method and computer program product for efficient caching of hierarchical items
Method for producing carrier on which microorganisms capable of conducting multiple parallel mineralization are immobilized, column reactor and solid medium for cultivating plants
Call admission control method and system
Efficient paging in a wireless communication system
  Randomly Featured Patents
Folding trading card with magnifying region
Method of performing a process and client server system
Vortex-type oil mist generator
Dual-axis confocal microscope having improved performance for thick samples
Sewing machine
Slipcovers for support pillows
Ventilating arrangement for a car, and car provided with the same
Instrument and method for guiding surgical implants and instruments during surgery
High hydrohead fibrous porous web with improved retentive absorption and acquision rate
Display device, terminal device, and display panel