Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Human renal disease marker substance
Reuse of static image data from prior image frames to reduce rasterization requirements
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Light emitting diode package and method of fabricating the same
Semiconductor device
Kit and method for the capture of tumor cells
High-order harmonic device of cavity filter
  Randomly Featured Patents
Primary flight display with tactical 3-D display including three view slices
Identification system displaying a user image at a remote location
Method and process for manufacturing a terminal block
Combined/convertible jacket and travel pillow
Wheel skate device
Cathode ray tube having a replaceable getter attachment assembly
Multi-domain unified debugger
Exhaust vent cover
Snap-on license plate emblems kit
Clip comprising a pin and a bush