Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Method of making a CIG target by spray forming
Electronic hand-held device
Communication system including relay station and data frame for the communication system
Process and intermediates for preparing lapatinib
Location-type tagging using collected traveler data
Automatic logical position adjustment of multiple screens
Method and system for distributing ringback files
  Randomly Featured Patents
Transitional user interface for a portion of a display screen
Machine and process for reading cards containing medical specimens
Molding method and molding apparatus of mold product having thin film at inner surface
Synchronous regulation circuit and method for providing synchronous regulation for power converters
Method for non-invasive blood analyte measurement with improved optical interface
Traveler's quarters
Clutch system with at least one multiple-plate clutch arrangement
Foldable chair with utility side desk
Vapor cell atomic clock physics package
Selective dry etching of tantalum and tantalum nitride