Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Field device for determining or monitoring a physical or chemical process variable
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
Sterilizable film for aseptic packaging
Information processing apparatus, information processing method, and program
Interconnect, bus system with interconnect and bus system operating method
Network client validation of network management frames
Methods of fabricating semiconductor device
  Randomly Featured Patents
Laminated pane with low energy transmission
Multi-pair gigabit ethernet transceiver having adaptive disabling of circuit elements
Game machine and method for controlling the game machine
Microcell electrophoretic displays
Automated digital express gateway for licensing and acquiring rights and permissions for 3rd party copyrighted content
Gamma flux responsive self-powered detector with a tubular emitter
Pulse generator
Stroller chassis, in particular for transporting a child
Defect detector and defect detection method
Methodology to introduce metal and via openings