Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Clock face
Session transfer method, application server, and communications system
Vacuum cleaner
Wireless communication system and wireless communication method
Rotating sunlight/light beam for fractional/beneficial use
Generation, display, and manipulation of measurements in computer graphical designs
  Randomly Featured Patents
Control method for a coordinated regenerative brake system
Magnetoresistive read head assembly for servo operation
Method of tucking side panels with side panel fold location control
Optoelectric transducer
Acetylene hydrogenation in liquid phase with a liquid hydrocarbon reaction medium
Rapid dissemination of bulk information to widely dispersed network nodes
Computerized method and system for guiding service personnel to select a preferred work site for servicing transportation equipment
Multi-directional controller having resiliently biased cam and cam follower for tactile feedback
Automatic gain control method and apparatus in optical disk system