Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Method and system for direct electric heating of a pipeline
Defect inspection device and defect inspection method
Dual speed readout integrated circuit for high spatial and temporal resolution applications
Image forming apparatus that selectively changes current-feed ratio
Wavelength filter
Optical filter for reducing color shift in a display device and method of manufacturing the same
Field device with separated memory areas
  Randomly Featured Patents
Current limit circuit for inhibiting voltage overshoot
Shielding box
Magnetic head alloy material and method of producing the same
Auxiliary visor
Petunia mutant allele
Slitter having liftable pivoted multiple spaced pairs of arbors
System for protecting drive line components from excessive engine inertial forces
Lightweight public key infrastructure employing disposable certificates
Structurally modified lignite with or without extraction of functionality enhanced organic molecules
Dual integrator for a radiation detector