Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Powder pulverising device
Real-time virtual endoscopy
Treatment of cancer using the sodium salt of a benzoic acid derivative
Workflow-enabled client
Auto-aligning spectroscopy system
Verification of computer-executable code generated from a model
  Randomly Featured Patents
Production of high strength alumina spheres by hydrogelling corresponding slurries
Surgical stapling system, apparatus and staple
Composite bodies and methods for making same
assistant for creation of layouts or reports for databases
Food wrap base sheet with regenerated cellulose microfiber
Method and apparatus for connecting tubulars using a top drive
Helmet system
Electromagnet for programmable microwave circulator
Method of Regulating Aeration in a basin for bilogical treatment of wastewater
Device particularly useful as a fire extinguisher