Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Azole derivatives, methods for producing the same, intermediate thereof, agro-horticultural agents
Low latency interrupt collector
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Multifunction switch for vehicle having lighting module
Neuronal differentiation-inducing peptide and use thereof
System and method for performing image correction
Method and device for the detection of defects or correction of defects in machines
  Randomly Featured Patents
Reinforcing insert for spectacle cases
Process for chemical roughening of glass comprising rinsing with salt solution and article obtained thereby
Method for detecting motion of an electrical device or apparatus
Write device, image forming apparatus, and open/close control method
Semiconductor switching device with leakage current detecting junction
Method for shopping in a store
Method and apparatus for operating a computer based file system
Controlled anal incontinence disease treatment
Method of inducing cancer
Tactile reading system for data coming from a computer and associated communication device