Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Image processing device, image processing method, and image processing program
Sensor having an integrated Zigbee.RTM. device for communication with Zigbee.RTM. enabled appliances to control and monitor Zigbee.RTM. enabled appliances
System, method, and computer program product for scanning data utilizing one of a plurality of virtual machines of a device
Device having board slot concatenation for accommodating multiple sizes of communication device elements
In-water voltage gradient detector
Switch with pivoting actuator
Apparatus and methods for detection and correction of transmitter duty cycle distortion
  Randomly Featured Patents
N(6)-disubstituted adenoisine compounds and therapeutic compositions
Rotatable endodontic instruments and methods for their manufacture
Power supply unit for electronic flash
Vehicle headrest mounted entertainment console
Finger touch testing device for drain pan sensor
Cutting bit holder with reversible clamp
Internal die filters with multiple passageways which are fluidically in parallel
Variable thickness bread slicer
Card connector
Fullerene derivatives and their metal complexes