Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Image forming unit having agitating portion and image forming apparatus
Remote ignition system for a vehicle and method for securing a remote ignition function
Authentication platform and related method of operation
Spectral sensor for checking documents of value
Simplifying lexicon creation in hybrid duplicate detection and inductive classifier systems
Acceleration based mode switch
Rim for a TV receiver
  Randomly Featured Patents
Lollipop with edible stick
Antiviral treatment
Tile Roof with a cloaked roof vent
Pelargonium plant named `KLEPP08209`
Devices for inspecting bores
Method and apparatus for analyzing CT images to determine the presence of pulmonary tissue pathology
EMI shielding device
Electro-optical modulator
Lactic acid bacteria and their cellular components inducing immunoregulatory function, and method of obtaining the same
Method for producing bright stainless steel