Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Method and apparatus for managing communication services for user endpoint devices
Method of inspecting wafer
System and method for determining payroll related insurance premiums
LED lamp including heat dissipator
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
Image forming apparatus, information processing method, and storage medium for generating screen information
Primed stem cells and uses thereof to treat inflammatory conditions in joints
  Randomly Featured Patents
Catalytic composition and its use in oligomerizing monoolefins
Center based image resizer
Beam anchoring device
Modular masonry heating system
Gas detection method and gas detection apparatus
Biscuit jointer power tool
Tool holder
Keyword teaching and testing method
Management of path routing in packet communications networks
Fixing device and image forming apparatus