Resources Contact Us Home
Selective polysilicon stud growth

Image Number 6 for United States Patent #6861691.

A memory cell includes a bit line contact feature that is characterized by a contact hole bounded by insulating side walls including first and second pairs of opposing insulating side walls. The first pair of opposing insulating side walls comprises respective layers of insulating spacer material formed over a conductive line. The second pair of opposing insulating side walls comprises respective layers of insulating material formed between respective contact holes. The contact hole is filled to an uppermost extent of the insulating side walls with a conductively doped polysilicon plug defining a substantially convex upper plug surface profile. The contact hole may define either a bitline contact or a storage node contact.

  Recently Added Patents
Systems and methods for providing live voicemail to a mobile handset
Data unit receiver and sender control method
Buried object detection in GPR images
Navigation apparatus, search result display method, and graphical user interface
Polyolefin and composition for pipe systems and sheets
Fishing apparatus
Incrementally increasing deployment of gateways
  Randomly Featured Patents
Single use lancet assembly
Universal autoradar antenna alignment system
Method for mounting terminal on circuit board and circuit board
Protective coating comprising boron nitride for refractory material members of an ingot mold for continuous casting of metals
Hinge for connecting two relatively movable furniture components
Power toothbrush head
Shower head supply pipe tool
Motor driven pump assembly with a protective cover
Multiple layer composite material consisting of cement-bound concrete and polymer-bound concrete and method for producing the same
Solar compact mobile phone battery charger