Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Ballast with inverter startup circuit










Image Number 2 for United States Patent #6856100.

A ballast (20, 20') includes a rectifier circuit (100), a boost converter (200, 200'), an inverter (300), an output circuit (400), and an inverter startup circuit (600). Inverter startup circuit (600) is coupled between boost converter (200) and inverter (300). During operation, inverter startup circuit (600) provides a delay period between startup of boost converter (200) and startup of inverter (300) so that startup of inverter (300) is delayed until at least such time as the DC rail voltage provided by boost converter (200) approaches its steady-state operating level. This ensures that the ballast (20,20') provides an output voltage that is sufficiently high to ignite a lamp (40) in a preferred manner, with little or no glow current and a fast strike time.








 
 
  Recently Added Patents
Maintenance guidance display device, maintenance guidance display method, and maintenance guidance display program
Implantable medical devices including elongated conductor bodies that facilitate device and lead configuration variants
LED drive circuit
Manufactured product configuration
Method and apparatus for accessing coconut water
Field device configuration system
Requirements model comparative analysis method for effort estimation in customizing a network monitoring and control system
  Randomly Featured Patents
Process of discontinuous polycondensation and stirring reactor thereof
Fuel system of carburetor
Data storage device and method for handling data read out from memory using a ping-pong buffer
Microwave pyrometer
Composite remote valve control
Process for the separation of metaxylene from mixtures of aromatic hydrocarbons
Electrochemical reference electrode
Hand-packing instrument in the form of gloves
Systems and methods for stretching clock cycles in the internal clock signal of a memory array macro
Nonvolatile semiconductor storage device having a plurality of blocks of memory cell transistors formed on respective wells isolated from each other