Resources Contact Us Home
Flat coil component, characteristic adjusting method of flat coil component, ID tag, and characteristic adjusting method of ID tag

Image Number 6 for United States Patent #6853286.

To present the ID tag including flat coil component, and characteristic adjusting method of ID tag capable of suppressing product fluctuations about the desired characteristic. The flat coil component of the ID tag of the invention comprises a flat coil composed of a conductive material provided continuously and spirally on an insulating substrate, and a jumper disposed on the flat coil with insulation, from one of inner end or outer end of this flat coil to the outside or inside of the flat coil where other end is positioned, in which the jumper is composed of a plurality of jumpers variable in the number of pieces in arrangement. The characteristic is adjusted by varying the number of effective pieces for forming the parallel arrangement.

  Recently Added Patents
Method and apparatus for secure transfer and playback of multimedia content
Hierarchical binding and lookup of addresses in inter-process communications systems
Implant for performance enhancement of selected transistors in an integrated circuit
Method of and apparatus for evaluating an optimal irradiation amount of an electron beam for drawing a pattern onto a sample
Apparatus and method for foreground detection
Stowable pet leash and collar
Diameter signaling for mobile IPv4
  Randomly Featured Patents
Process for the production of azodicarbonamide
Hinge with a limitation function
Extreme ultraviolet light source apparatus
Charging device and image forming apparatus where the charging device is composed of a sufficient amount of nickel to suppress oxidation
Method of multicolor printing involving multiple passes through a printing machine
Cryoblation catheter handle
Audiographics communication system
Detector of range of supply voltage in an integrated circuit
Generating and displaying spatially offset sub-frames using a sharpening factor
Method for forming MOS devices with retrograde pocket regions and counter dopant regions buried in the substrate surface