Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for reducing extrinsic base resistance and improving manufacturability in an NPN transistor










Image Number 6 for United States Patent #6830982.

According to one exemplary embodiment, an NPN bipolar transistor comprises a base layer situated over a collector, where the base layer comprises an intrinsic base region and an extrinsic base region. The NPN bipolar transistor may be, for example, an NPN silicon-germanium heterojunction bipolar transistor. The base layer can be, for example, silicon-germanium. According to this exemplary embodiment, the NPN bipolar transistor further comprises a cap layer situated over the base layer, where a portion of the cap layer is situated over the extrinsic base region, and where the portion of the cap layer situated over the extrinsic base region comprises an indium dopant. The cap layer may be, for example, polycrystalline silicon. According to this exemplary embodiment, the NPN bipolar transistor may further comprise an emitter situated over the intrinsic base region. The emitter may be, for example, polycrystalline silicon.








 
 
  Recently Added Patents
Tablet computer
Semiconductor device
Portable reading device with mode processing
Method and apparatus for charging a power pack of a portable electronic device
Shared system to operationally connect logic nodes
Method for cutting C--Mn steel with a fiber laser
Magnetic storage apparatus
  Randomly Featured Patents
Reducing quantization errors in imaging systems
Coating composition for metals
Semiconductor device and driving method thereof
Board layout check apparatus and board layout check method for guard wiring
Conveyor for wedge shaped packages
Modulated constraining apparatus and methods of use
Color image processing method, color image processing apparatus, and liquid-crystal display
Method for stabilizing polycarboxylates
Low NOx aspirated burner apparatus
Citrus tree "Tsunokaori"