Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for reducing extrinsic base resistance and improving manufacturability in an NPN transistor










Image Number 6 for United States Patent #6830982.

According to one exemplary embodiment, an NPN bipolar transistor comprises a base layer situated over a collector, where the base layer comprises an intrinsic base region and an extrinsic base region. The NPN bipolar transistor may be, for example, an NPN silicon-germanium heterojunction bipolar transistor. The base layer can be, for example, silicon-germanium. According to this exemplary embodiment, the NPN bipolar transistor further comprises a cap layer situated over the base layer, where a portion of the cap layer is situated over the extrinsic base region, and where the portion of the cap layer situated over the extrinsic base region comprises an indium dopant. The cap layer may be, for example, polycrystalline silicon. According to this exemplary embodiment, the NPN bipolar transistor may further comprise an emitter situated over the intrinsic base region. The emitter may be, for example, polycrystalline silicon.








 
 
  Recently Added Patents
Control unit of a ride level control system, and ride level control system
Dynamic data filtering system and method
Regenerative power storage system mounted on DC electric railway car
Authenticated secret sharing
Method and apparatus for coordinating hopping of resources in wireless communication systems
RF amplifier with digital filter for polar transmitter
Method and apparatus for managing backup channel in multi-channel environment
  Randomly Featured Patents
Seat belt apparatus and seat belt retractor
Jewelry pendant
Mechanic's shop stool
Reinforcing plies for tires
Compositions for treating hyperemia
Method of producing monolithic metal blanks by freezing-on techniques
Device for supporting an individual requiring assistance
Solar array with ESD protection
Cooling device boiling and condensing refrigerant
Crosspoint circuitry for data packet space division switches