Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Capacitance element and method of manufacturing the same










Image Number 5 for United States Patent #6818498.

On a substrate, there are provided a lower electrode, a capacitance insulating film, a passivation insulating film, and a first partial film of an upper electrode to be filled in a second aperture (capacitance determining aperture) formed in the passivation insulating film. The lower electrode, the capacitance insulating film, and the first partial film constitute a capacitance element. The upper electrode has the first partial film which is in contact with the capacitance insulating film and a second partial film which is not in contact with the capacitance insulating film. Since a second electrode wire consisting of a lower-layer film composed of titanium and an upper-layer film composed of an aluminum alloy film is in contact with the second partial film distinct from the first partial film of the upper electrode, titanium or the like encroaching from the second electrode wire can be prevented from diffusing into the capacitance insulating film.








 
 
  Recently Added Patents
Zero profile while in-use electrical outlet cover
Interrupt virtualization
Method and apparatus for maintaining a wireless local area network connection during a bluetooth inquiry phase or a bluetooth paging phase
Method and system for creating a continuous presence video-conference
Aromatic transalkylation using UZM-44 aluminosilicate zeolite
Wig hanger
On-demand predicate registers
  Randomly Featured Patents
Volume control in digital teleconferencing
Teabag with teapot shape
Method for generating diversified image frame
Sprocket wheel
Identification of carbon-containing ions adsorbed on ion-exchange resins by nuclear magnetic resonance spectroscopy
Stem mechanism for a watch
Two independent spatial variable degree of freedom wavefront modulator
Dental amalgam capsule holder
Thermally stabilized reduced platinum oxide electrocatalyst
Arrangements for developing integrated circuit designs