Resources Contact Us Home
Vertical bipolar transistor and a method of manufacture therefor including two epitaxial layers and a buried layer

Image Number 11 for United States Patent #6815801.

The present invention provides a vertical bipolar transistor 110, a method of manufacture therefor, and an integrated circuit including the same. The vertical bipolar transistor 110 may include, in one embodiment, a second epitaxial layer 140 located over a first epitaxial layer 130, wherein the second epitaxial layer includes at least two dopant profiles 143, 147. The vertical bipolar transistor 110 may further include a collector 154, a base 156 and an emitter 158 located over or within the second epitaxial layer 140.

  Recently Added Patents
Pre-sealing unit for wire-cut electric discharge machine
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
Methods, systems, and media for swapping faces in images
Isolated Australian coral reef fluorescent proteins and cell-based kinase or phosphatase platforms for cancer drug development
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
Attribute category enhanced search
Artificial engine sound control unit, approaching vehicle audible system, and electric vehicle having them
  Randomly Featured Patents
Antistasin derived anticoagulant protein
Method and system for forcing one or more power states on a display
Terminal block arrangement for a printed circuit board in a smart connector
Apparatus, system and method of providing internet print service via home network
Spirofluorene-based polymer and organic electroluminescent device using the same
Insulative end cap for cylindrical metal drying rollers of paper drying machines, and process for fabrication thereof
Fixed rotary knife with multiple cutting surfaces
Device and method for alternating operation of multiple ion sources
Polyurethane-urea elastomers and their production
Reference pre-charging for two-step subranging ADC architecture