Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Telecommunications system and method
Authenticated secret sharing
Wireless communication system
Polypeptides having beta-glucosidase activity and beta-xylosidase activity and polynucleotides encoding same
Liquid crystal display device and driving method thereof
Method and apparatus for web crawling
Adaptive input interface
  Randomly Featured Patents
Sheet post-processing apparatus
Ring sense telephone tone ringer circuit
Secure key distribution to internet clients
Method and device for determining specific heat capacity
Microprocessor with substrate bias clamps
Method and apparatus for using parasitic capacitances of a printed circuit board as a temporary data storage medium working with a remote device
Method and apparatus for graphic processing including anti-aliasing and flicker removal
Device for powering equipment, and an equipment power supply system
Probe card and method for producing the same
Dual molded multi-chip package system