Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Methods and systems for automatically identifying a logical circuit failure in a data network
Method of making and using an alpha-glucanase composition to reduce or remove biofilm
Advertisement in operating system
Viruses lacking epithelial cell receptor entry
Method and apparatus for communication
Solid-state imaging device and electronic apparatus with antireflection structure
Visual physician office systems and methods
  Randomly Featured Patents
Method and systems for locating geographical locations of online users
Systems and methods for addressing memory
Process for forming a deposited film using a light transmissive perforated diffusion plate
Combined pregnancy and postpartum belt
Plants and seeds of hybrid corn variety CH871604
Shower unit
Method for producing cast-in-place pipe employing permanent pipe mold
Cobalt solvent extraction with dioxime ion exchangers
Inhibition of farnesyl transferase
Warning system and method for electrical devices