Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Compounds, compositions and use
Metal halide lamps with fast run-up and methods of operating the same
Antibodies to non-functional P2X.sub.7 receptor
Flat panel display device and stereoscopic display device
Performing a cyclic redundancy checksum operation responsive to a user-level instruction
Method for delivering a volatile material
Laser processing a multi-device panel
  Randomly Featured Patents
Anticorrosion coating composition in aqueous dispersion comprising an organic titanate and/or zirconate
Synthesis of 1-acetoxy-2-methylnaphthalene
Phase change memory device and method for manufacturing the same
Veneer lathe charging method for determining log spin axis
Elucidation and synthesis of antineoplastic tetrapeptide w-aminoalkyl-amides
Methane conversion to higher hydrocarbons
Automatic weighing apparatus and method
Identification of compound graphic elements in an unstructured document
Mirror clock
Process and product for dissolving sulfur