Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Lens barrel and imaging device
Tone enhancement bracket
Configuration and incentive in event management environment providing an automated segmentation of consideration
Verification of a portable consumer device in an offline environment
People engine optimization
Telephone relaying apparatus, telephone relaying method, and program
Launch cable case
  Randomly Featured Patents
Supply air terminal device and method for regulating the airflow rate
Heterostructure with rear-face donor doping
Two-component silylated polyurethane adhesive, sealant, and coating compositions
Spent nuclear fuel container
Reordering of burst data transfers across a host bridge
Safety seat belt system
Membrane-based immunoassay method
Sparse refresh of display
Means for combining data of different frequencies for a raster output device
Contact or via hole structure with enlarged bottom critical dimension