Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
End-of-session authentication
Video stabilization
Method for enhanced subsurface electromagnetic sensitivity
Lightweight multicast method and apparatus for data distribution service
Etching method, etching apparatus, and computer-readable recording medium
Push-up bar
System and method for reliable packet data transport in a computer network
  Randomly Featured Patents
Three point turning machine
Stop valve for basin or sewer
Unsaturated ketones
Rail fence bracket
Aerodynamic bicycle
Vanishing head sample cylinder
Detection system and method for detecting received video signal type within video device
Power circuit including inrush current limiter, and integrated circuit including the power circuit
Automobile body
Nozzle plate, particularly for injection valves and processes for manufacturing a nozzle plate