Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Tablet computer
Press nut
Method and system for a low-power client in a wide area network
Human activity monitoring device
Sense-amplifier monotizer
Reflective mask blank and method of manufacturing a reflective mask
Gathering user feedback in web applications
  Randomly Featured Patents
Tomography detector temperature equalization
Portable wireless communication device
Approach for automatically generating program code
Method for eliminating noise interference and acoustic noise by printed circuit board ground plane layout
Light fixture
Emergency air system for partially submerged vessels
Stage apparatus
Method of making improved electrical contact to porous silicon
Oil filter remover
Method of manufacturing semiconductor device and the semiconductor device