Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Kit and method for the capture of tumor cells
Computer network running a distributed application
Methods and compositions for wound healing
Multiple angle bend for high-voltage lines
Integrated wire carrier for electrode array
Method for fabricating a nitrided silicon-oxide gate dielectric
Strategic planning management
  Randomly Featured Patents
Cash register
Radar microwave lobing systems
System for maintaining security of facsimile messages
Apparatus and method for monitoring certificate acquisition
Weft feeding device for weaving looms
Ink supply device for hand labeler
Hot-runner mold for injection molding
Photoelectric converting semiconductor device
Motor control apparatus and motor control method
Delivery of radiation from a first transparent medium to a second transparent medium having a lower refraction index