Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Radiation-curable ink composition, ink jet recording method, and recorded matter
Digital display devices and digital projectors with expanded color gamut
Camera system, video processing apparatus, and camera apparatus
Semiconductor device and fabrication method
Process for manufacturing a self-sealing composition
System and method for distributing emergency data messages to public safety answering points in a balanced manner
SMS transport resource control
  Randomly Featured Patents
Communications headset
Information delivery system for sending reminder times bases on event and travel times
Light bar
Oversize bale release mechanism for waste material baler
Sonophoretic enhanced transdermal transport
Vehicle headlight
Holographic color filters for display applications, and operating method
Multi-vehicle high integrity perception
System and method for improving antenna pattern with a TE20 mode waveguide
Cloned glutamic acid decarboxylase