Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Methods and systems for motion estimation with nonlinear motion-field smoothing
Lubricant coating device and image forming apparatus
Generating a network map
Data portal for concurrent assessment
Pulsed plasma with low wafer temperature for ultra thin layer etches
Predictive time entry for workforce management systems
Character input device and program for displaying next word candidates based on the candidates' usage history
  Randomly Featured Patents
Nozzle plate, method of manufacturing nozzle plate, and image forming apparatus
Process for producing synthetic magnesite - dolomite sinter
Method for adaptively constructing and revising road maps
CAF1-related protein
Intake and exhaust method for achieving lean combustion in an engine
Mercuric iodide X-ray detector
Fan assembly
Lubrication arrangement for a generator system
Optical receiver lens and optical distance measuring device
Water intake riser