Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Method and apparatus for diagnosing faults in a hybrid internet protocol network
VGPU: a real time GPU emulator
Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
Carbonate and carbamate modified forms of glucocorticoids in combination with .beta..sub.2 adrenergic agonists
Three-term predictive adder and/or subtracter
Camera with monitor
Methods for diagnosing irritable bowel syndrome
  Randomly Featured Patents
Bolt including a cleaning thread point tip
Roll fed printer
Display of image data information
Organic electroluminescence device and organic light emitting medium
Method and system for managing conference resources
Low voltage e-paper
Safety steering column for a motor vehicle
End closure for lined cartons
Shower caddy
Arrangement and a method for measuring level, interface level and density profile of a fluid in tanks or containers