Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Location-based method to specify ratio frequency spectrum rights
Brushless electric motor or generator in shell construction
Method for growing group III-nitride crystals in supercritical ammonia using an autoclave
Reserving a time block in a calendar application to account for a travel time between geographic locations of appointments
Hybrid fin field-effect transistor structures and related methods
Systems and methods for providing television signals using a network interface device
  Randomly Featured Patents
Hollow fiber membrane for a filter
Process for preparing optically active (R)-(-)-3-halo-1,2-propanediol from an epihalohydrin by a strain of corynebacterium or microbacterium
Intermediate steering shaft
Semiconductor frame buffer memory
Electrode structure for use in electronic device and method of making same
Injection system for an internal combustion engine
Tire reinforcing arrangement
Master cylinder reservoir
Method of making duplicates of optical or sound recordings