Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Systems and methods for DC-to-DC converter control
Receiver and transmitter receiver system
Floor standing rack
Quaternary chalcogenide wafers
Method and system for using personal devices for authentication and service access at service outlets
Touchscreen with Z-velocity enhancement
Power device and method of packaging same
  Randomly Featured Patents
Plasma collection set and method
Multiplexer for a piezo ceramic identification device
Impact of calcium phosphate complex on dental caries
Load envelope following amplifier system
Differential amplifier circuit with rail-to-rail capability
Compact filtration bloc for swimming pools
Holding device for fixing a car body element to the structure of a motor vehicle
Record stand
Guitar peghead
Instrument housing for a ski pole