Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Multilayer films having reduced curling
Business flow processing method and apparatus
Semiconductor device and manufacturing method thereof
Voltage generating system and memory device using the same
Soybean cultivar CL0911610
Automatic image-content based adjustment of printer printing procedures
Formulations, their use as or for producing dishwashing detergents and their production
  Randomly Featured Patents
Inhibition of crystallization of O-ethyl-O-(4-nitrophenyl)-phenylphosphonothioate
Expanded grid static mixer
N-methylated bis-4-piperidylphosphite
Fungicidally active compounds
Staggered pens in color thermal ink-jet printer
Process for extracting tin from organic solutions by electrolysis
Process for processing cast iron suitable for foundry moulding
Sound-proofed choke
Optical device package with turning mirror and alignment post
Disposable wash mitt with detergent