Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Security patch update processor
Automated macular pathology diagnosis in three-dimensional (3D) spectral domain optical coherence tomography (SD-OCT) images
Leg mounted portable computer
Clothes hanger
Stage drive method and stage unit, exposure apparatus, and device manufacturing method
Subcarrier cluster-based power control in wireless communications
Phosphonate compounds
  Randomly Featured Patents
Portable alarm and methods of transmitting alarm data
Method of loading surface mounted device and an apparatus therefor
Saponification of 1-acetamino-anthraquinone
Pinning apparatus
Adaptive prediction of calibration parameters for color imaging devices
For a process for treatment of anxiety and tension
Methods and systems for supplying power to a load
Group foreign language teaching system and method
Hard mask process to prevent surface roughness for selective dielectric etching
Integrated circuit