Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Systems and methods for processing telephone calls
System and method for burst separation and extended interleaving length
Categorization of design rule errors
Fuse part in semiconductor device and method for forming the same
Process for producing polyphenylene ether composition
Image processing apparatus, image registering method, program causing computer to execute image registering method, and recording medium in which program is recorded
  Randomly Featured Patents
Interface for an enterprise resource planning program
Teeth exerciser
Method and apparatus to reduce penalty of microcode lookup
Prioritizing virtual object downloads in a distributed virtual environment
Toe cap for athletic footwear equipment
Sunroof air screen
Preparation method of a coating of gallium nitride
Phosphorus-containing compounds useful for making halogen-free, ignition-resistant polymers
Glue gun system with removable cartridges
Stator for electric rotating machine