Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
LED illumination systems
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Medical capsule housing formed by thermal welding
Positive electrode active material for nonaqueous electrolyte secondary battery
Method and system for video parameter analysis and transmission
  Randomly Featured Patents
Tactile security feature for document and signature authentication
Semiconductor laser manufacturing method
Gas turbine cooling passages for blade rings, combustor transition piece connecting portions and stationary blades
3-Aryl-5-isothiazolecarboxylic acids and related compounds used to lower uric acid levels
Engine mounting structure
Non-aqueous electrolyte secondary battery
Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
Hub reduction gear unit
Keyboard with reduced keying ambiguity