Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Connector with shielding device and method for manufacturing connector
Variety corn line NPAA2720
Pre-sealing unit for wire-cut electric discharge machine
Selenium/group 3A ink and methods of making and using same
Methods for forming patterned structures
Tactile output device for computing device notifications
Silicone hydrogel, lens for eye and contact lens
  Randomly Featured Patents
Method for manufacturing bifocal lens
Sewage septic system with liquid flow drainage control
Process for the preparation of diaminomaleonitrile
Electronic document reading devices
Web-based document system
Process for the manufacture of thianthrene
Electrical apparatus with digitally set transfer function
Disposable absorbent article
Retractable mouse pad
Image processing apparatus