Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Program recording medium, image processing apparatus, imaging apparatus, and image processing method
Container pack
System and method for providing a path avoidance feature in a network environment
Method and apparatus for using virtual machine technology for managing parallel communicating applications
Particle measurement process and apparatus
Social network user data advertising
Constant low-flow air source control system and method
  Randomly Featured Patents
Motion control system and method utilizing spline interpolation
Press-fit semiconductor package
Method to produce granulocyte colony stimulating factor from immortalized avian T lymphocytes to produce immortalized cells
Vibration reduction device and camera
Method of manufacturing gel using polysaccharides as raw materials
Process for preparing 4-(6-methoxy-2'-naphthyl)butane-2-one
Method of producing reduced iron agglomerates
Two component removable adhesive hanger
Seed specific promoters based on arabidopsis genes