Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Devices and methods for the production of coaxial microfibers and nanofibers
Profiled rail for advertising/display units
Electronic package with fluid flow barriers
Management of temporal data by means of a canonical schema
Methods and systems for determining the reliability of transaction
Method, base station and system for adjusting cell wireless configuration parameter
Fail-safe upgrading of portable electronic device software
  Randomly Featured Patents
Mobile communication system having variable coverage areas
Book with various sections
Cable presence detection for detecting a connection between two devices
Variable angle screw plate systems
Compound for solid polymer electrolyte membrane
Apparatus and method for acquiring synchronization to support multi-frequency in mobile communication terminal
Rigid plastics tile with textured surface
Radio receiver
Garnish pick
Method of producing tire