Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Mounting apparatus for PCI card
Pharmaceutical compositions of entacapone, levodopa and carbidopa with improved bioavailability
Data processor and scanner device
Permanent magnet axial field zeeman slower
Methods of modulating interleukin-22 and immune response by notch regulators
Managing device functionality during predetermined conditions
  Randomly Featured Patents
Methods for marking golf club ferrule
Method and resulting structure for DRAM cell and peripheral transistor
Lightweight, durable enclosures and laminates for making the same
Compressor bleed pressure storage for controlled fuel nozzle purging of a turbine power generating system
PH electrode
Data processing system with means for display of reduced images and method for the reduction of images
Indole derivatives and their use as medicament
Humidity sensor
Sewing machine
Method of reconstructing successive scans of a bar code