Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Electric separator, method for the production and use thereof
Glass or glass-ceramic pane reflecting infrared radiation
Light-emitting device package and method of manufacturing the same
System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS
Sterilizable film for aseptic packaging
System and method for secure power systems infrastructure communications
  Randomly Featured Patents
Plasma-arc torch interlock with pressure sensing
Method for fabricating multi-channel array optical device
Process for recovering precious metals
Explosive composition containing amine solvating agent
Brake device for use in an elevator using a target pattern when a hoist is not driven
Method of using critical dimension measurements to control stepper process parameters
Wide abrasive belt carton
Electronic authentication method, electronic authentication apparatus and electronic authentication storage medium
Revolving pulley case for an exercise machine