Resources Contact Us Home
Flash memory having improved core field isolation in select gate regions

Image Number 4 for United States Patent #6815292.

A flash memory array having improved core field isolation in select gate regions via shallow trench isolation and field isolation implant after liner oxidation is disclosed. The flash memory array includes a core area and a periphery area, wherein the core area further includes a select gate region. The method of fabricating the flash memory array begins by patterning a layer of nitride over a substrate in active device locations. After the nitride is patterned, a silicon trench etch is performed to form trenches. After forming the trenches, a layer of liner oxide is grown in the trenches. Then, a field implant is performed in both the core area and periphery area to provide field isolation regions for the flash memory array with. Thereafter, poly1 is patterned in the core area to form floating gate and select word-lines.

  Recently Added Patents
Flame-retardant polyamide composition
Power consumption management in a MIMO transceiver and method for use therewith
Adsorptive molded parts and the use thereof
Intake parameter-calculating device for internal combustion engine and method of calculating intake parameter
Display screen or portion thereof with animated graphical user interface
Moulded tie strips
Signal phase-based location of network nodes
  Randomly Featured Patents
Flowmeter plate and sensing apparatus
Theraputic topical solution for skin and associated methods of use
Materials and methods for inhibiting bacterial cell wall biosynthesis
Hydrocarbon conversion
Tylophorine analogs as antitumor agents
Method for providing a tool for forming an article
Flexible endoscope tip bending mechanism using optical fiber as compression member
Spiro compounds as inhibitors of fibrinogen-dependent platelet aggregation
Method and structure for graded gate oxides on vertical and non-planar surfaces
Antifungal composition