Resources Contact Us Home
Image forming apparatus

Image Number 8 for United States Patent #6804389.

An orthogonally projected image forming unit 1 forms an orthogonally projected image based on a photographed image. A direction specifying unit 2 enables the orthogonally projected image to be seen from a different viewpoint, and forms an orthogonally projected image seen from a different viewpoint. A feature extracting unit 3 extracts a feature from the orthogonally projected image. A symbol pasting unit 4 pastes a symbol to a drawing during plotting. A display unit 5 displays the formed orthogonally projected image, the orthogonally projected image formed by changing a viewpoint, the orthogonally projected image processed by the image feature extracting unit 3, and the symbol pasted by the symbol pasting unit 4, and so on. An I/O unit 6 inputs/outputs various image data or three-dimensional coordinate data from a three-dimensional coordinate input de-vice such as a survey instrument or the like to the other device. Accordingly, plotting can be performed even for a spot unseen on an orthogonally projected image or a spot that has not been measured by forming the orthogonally projected image seen from the different viewpoint and pasting the symbol.

  Recently Added Patents
System and method for parallel video processing in multicore devices
Semiconductor device
Data unit receiver and sender control method
Processing biomass
Piezoelectric speaker and method of manufacturing the same
Method and apparatus for blind signal extraction
Methods and systems for managing electronic messages
  Randomly Featured Patents
Filtering in bandwidth sharing ad hoc networks
Inspection method for unpopulated printed circuit boards
Apparatus for measuring intrauterine pressure and fetal heart rate and method for using same
Fabric draw-off arrangement in flat knitting machines
CMOS-TFT Array substrate and method for fabricating the same
Capillaries for fluid movement within microfluidic channels
Semiconductor device fabrication method and semiconductor device
Method and apparatus for testing the timing of integrated circuits