Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Audio conversation apparatus
Performing a cyclic redundancy checksum operation responsive to a user-level instruction
System and method for detecting deadlock in a multithread program
Method and apparatus for power management control of an embedded memory having sleep and shutdown features
Vehicle drive control system
Fractal method for detecting and filling data gaps within LiDAR data
Cytokine biomarkers as predictive biomarkers of clinical response for Glatiramer acetate
  Randomly Featured Patents
Subwoofer speaker system
Semiconductor memory with test circuit
Adaptation to wheeled cart to enable pushing of multiple units
Phlox plant named `Junior Dream`
Method and apparatus for coded symbol stuffing in recording systems
Non-volatile memory control
Sintered bodies and production process thereof
Refrigerator control circuit with relay operation checking
Cattle alley
Retractable awning