Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Method and apparatus of tracking of resonant impedance in resonance power transfer system
Component update using management engine
Technique for using OER with an ECT solution for multi-homed sites
Beamforming by sector sweeping
Multi-layer insulation composite material including bandgap material, storage container using same, and related methods
  Randomly Featured Patents
System and method relating to cordless communications
Optical system for endoscopes
Connector for a ring circuit of a bus-system
Disposable undergarment with urination indicator
Polyolefin composition resistant to high energy radiation, and articles produced therefrom
Optical fiber light display
Internally reinforced load carrying member
Towel bar
Lap joint roof assembly