Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Method of analyzing cell structures and their components
Method and apparatus for managing network traffic
Methods, systems, and computer-readable media for providing an event alert
Lipoprotein analysis by differential charged-particle mobility
Organic light emitting diode device and fabrication method thereof
Partial response decision feedback equalizer with distributed control
Chip on film (COF) package having test line for testing electrical function of chip and method for manufacturing same
  Randomly Featured Patents
Organic thin film transistor with low gate overlap capacitance and flat panel display including the same
Methods, media and systems for detecting anomalous program executions
Workspace lighting system
Laser and method for generating pulsed laser radiation
Liquid crystal display screen with backlighting
Laminated heat exchanger
Transparent thermosensitive recording medium
Electroplating apparatus
Method and apparatus for inspecting the rods of a nuclear reactor control cluster
Battery power pack