Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Acceleration based mode switch
Method for transferring inventory between virtual universes
Devices and methods for the production of coaxial microfibers and nanofibers
Generation of interpolated samples for decision based decoding
Secure soft SIM credential transfer
Methods and apparatus for ultrasonic cleaning
Methods and systems for delivering customized advertisements
  Randomly Featured Patents
Food container
Oncolytic virus replicating selectively in tumor cells
Baby diaper
Imaging system for plastic components
Azacyclosteroid histamine-3 receptor ligands
Storage cell field and method of producing the same
Audio system for vehicular application
Non-graphite crucible for high temperature applications
Process for preparing 4-hydroxyacetophenone oxime with mother liquor recycle