Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Data distribution unit for vehicle entertainment system
Anti-infective agents and uses thereof
Physiological measuring system comprising a garment in the form of a sleeve or glove and sensing apparatus incorporated in the garment
Critical word forwarding with adaptive prediction
Systems and methods for automobile accident claims initiation
Shoe outsole with a surface ornamentation contrast
System for non-destructive image processing
  Randomly Featured Patents
Secure foreign enterprise printing
Method and apparatus for generating hot stamped single and multi-color images
Push broom head
Battery charger
Welded hand rake/fork tool with welded tine and method
Firefighter garment with low friction liner system
Automatic steering system for vehicle
Lithographic imaging system for interchangeable plate cylinders
Light fixture
Fungicidal compositions containing N-acetonylbenzamides