Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for fault-tolerant clock synchronization using interactive convergence










Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.








 
 
  Recently Added Patents
Thermochromic microparticles, dispersions thereof, and manufacturing method thereof, as well as light-modulating coatings, light-modulating films and light-modulating inks
Wrench
System and method for discontinuous reception control start time
Light emitting device
Surfcraft fin
Hybrid interconnect scheme including aluminum metal line in low-k dielectric
Use of emerging non-volatile memory elements with flash memory
  Randomly Featured Patents
Behavior monitoring system and behavior monitoring method
Scraper blade
Semiconductor light-emitting device and method for manufacturing the device
Multiple longitudinal traversing shed weaving machine containing a weaving rotor
Card connector
Financial systems and methods for providing loans to individuals in response to the occurrence of a qualifying event
Method, apparatus, and system for common mode feedback circuit using switched capacitors
Self-stabilizing floating tower
Backhoe attachment
Method and arrangement for generating an output clock signal with an adjustable phase relation from a plurality of input clock signals