Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Sparse network almanac
Tag-based apparatus and methods for neural networks
Fast carrier allocation in multi-carrier systems
Method of patterning color conversion layer and method of manufacturing organic EL display using the patterning method
Lipoprotein analysis by differential charged-particle mobility
Image scanning apparatus and image forming apparatus
Apparatus and method for encoding/decoding signal
  Randomly Featured Patents
Tote bag for use over a seat back
Projector and a measuring device provided with the same
Backwash system for diluting apparatus
Replaceable roller bogie for document feeding apparatus
Autoradiography cassette
Pet bed
ONU management method and optical line termination
Transport facility with dynamic air cushion
Mold for casting ceramic materials
System and method to validate restriction event control streams sent to a video distribution system