Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
System and method for removing oxide from a sensor clip assembly
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Lens barrel and imaging device
Connector with shielding device and method for manufacturing connector
Predicting performance of an integrated circuit
Acoustic reconfiguration devices and methods
Advanced joint detection in a TD-SCDMA system
  Randomly Featured Patents
Preparation process of chemically amplified resist composition
Vehicle seat
Open roof construction for a vehicle
Control system for automatic vehicle transmissions
Memory cell structure for semiconductor device and dynamic semiconductor memory device
Haircoloring shaker
Device for treating bodily substances
Out-of-step relay
Ruggedized instrumented firefighter's vari-nozzle
Hand held vacuum cleaner