Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Account and customer creation in an on-line banking model
Systems, methods, and apparatus to prepare a mobile device for provisioning
Security patch update processor
Control of protein activity using a conducting polymer
Integrated touch screen
Electronic device
Mirror elements for EUV lithography and production methods therefor
  Randomly Featured Patents
Durable, non-reactive, resistive-film heater
Prophylactic garment system for safer sex
Selectively deposited PGO thin film and method for forming same
Method for manufacturing semiconductor laser having recombination layer stripes in current blocking structure
Universal hands free key and lock system
Semi-transmission liquid crystal display device and fabricating method thereof
Network clock synchronization timestamp
Trampoline convertible for use as swimming pool
Hydraulic brake apparatus for a vehicle
Cyclic amino acids and derivatives thereof