Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Vehicle hood
Base station apparatus and communication control method
Support member, rotation device comprising such a support and rolling bearing assembly including such a detection device
Architectural panel with natural fossil spade leaf embossed surface
Local call local switching at handover
Method and system for shared high speed cache in SAS switches
Tone enhancement bracket
  Randomly Featured Patents
Encoder for use in asynchronous transfer mode systems
Inhibiting color change in cumene hydroperoxide
System and method for exposure of partial edge die
Infrared microscope
Fuel-cell assembly comprising an electrolyte reservoir
Methods and systems for modulating acoustic energy delivery
System and method for prefetching data
Transmission and reception device for a fiber-optical sensor system
Wheel speed sensor that accurately senses variations in magnetic reluctance
Hinge arm