Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Inductive antenna coupling
Systems and methods for managing policies on a computer
External preparation composition for skin comprising ginseng flower or ginseng seed extracts
Method and device for surface scanning of a patient
Active gate drive circuit
Device and method for adjusting a chrominance signal based on an edge strength
Color imaging device
  Randomly Featured Patents
Steering device for missiles
Support plate for teeth
Triblock copolymer hollow particles for agent delivery by permeability change
Automatic assembly for delivering coffee infusions, with means for ejecting the coffee dry grounds
Nephrolepis exaltata-- Eleanor cultivar
Method to facilitate user equipment handoff within a packet data communication system
Apparatus for attaching substrates
Multi-service segmentation and reassembly device that is operable in an ingress mode or in an egress mode
Density-enhanced remediation of non-aqueous phase liquid contamination of subsurface environments
Portable removable bicycle stand