Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for fault-tolerant clock synchronization using interactive convergence










Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.








 
 
  Recently Added Patents
Mobile address book population using SMS polling
Ultrasonic diagnostic apparatus
Monolithic float glass forming chamber and method of construction
Input apparatus for in-vehicle devices
Suture passer devices and methods
Food container
Image capture and identification system and process
  Randomly Featured Patents
Fluidized bed reactor system for integrated gasification
Composite insulator with 3-dimensional weave of S2 glass fibers and epoxy
Line removable ball valve
DDR memory modules with input buffers driving split traces with trace-impedance matching at trace junctions
Apparatus for checking for electrical frit breakdown in kinescopes
Eyeliner container
Combined keyboard pad and mouse pad
Method and apparatus for inspection of misplaced integrated circuits in a tray stack
Enantioselective amination and etherification
Method of forming a sidewall for a reactor for oxidizing volatile or semi-volatile organic compounds