Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Organic light emitting display device and method of manufacturing the same
Crystalline form of (R)-7-chloro-N-(quinuclidin-3-yl)benzo[b]thiophene-2-carboxamide hydrochloride monohydrate
Illumination apparatus
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Image capture and identification system and process
Externally gapped line arrester
Systems and methods for vehicle cruise control
  Randomly Featured Patents
Acrylic anaerobic sealant compositions and method of bonding
Polyamide powder formed by particles having a gypsum rose structure and process for preparing such powder
Liquid transferring device
Valve stem and valve disc connection for a diaphragm valve
Pressure sorter for fiber suspensions as well as a process for the preparation of fiber suspensions
Hazardous and radioactive liquid waste disposal method
Stabilized methylchloroform composition
Exhaust system
Water based paint protectant
Adaptive block classification scheme for encoding video images