Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Light emitted diode
Use of tris(hydroxymethyl) aminomethane for the stabilization of peptides, polypeptides and proteins
Vehicle running control system
Method of fabricating semiconductor light emitting device
Microporous membranes and methods for producing and using such membranes
Electric separator, method for the production and use thereof
Cryptographic key split combiner
  Randomly Featured Patents
Safety helmet
Regulating network service levels provided to communication terminals through a LAN access point
Gametocidal pyridazinylcarboxylic acid derivatives
Self-adhesively treated backing material
Projection optical system and projection-type image display apparatus
Hard disk destruction apparatus and method
Hydrocarbyl amine additives for distillate fuels
Gasoline composition for reducing intake valve deposits in port fuel injected engines
Ratio relay emergency valve system for vehicles
Horizontal deflection amplifying apparatus