Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
LED illumination systems
Bacterial superantigen vaccines
Bio-stimulant for improved plant growth and development
Processor and data transfer method
Spray drying vancomycin
Multi-channel memory system including error correction decoder architecture with efficient area utilization
  Randomly Featured Patents
Semiconductor laser array with fault tolerant coupling
Displacement sensor
Process for the preparation of alkali-poor .alpha.-alumina for ceramic purposes
Vehicle hood
Negotiated distribution of cache content
Detecting network evasion and misinformation
Spring-biased cutting tool for plastic pipes
Heterostructure including light generating structure contained in potential well
Polymeric molded sweeping device
Circovirus sequences associated with piglet weight loss disease (PWD)