Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Proximity search methods using tiles to represent geographical zones
Polymeric compositions including their uses and methods of production
Data management tool
Helmet mandible
Resonant oscillator with start up and shut down circuitry
Pyroelectric detector, pyroelectric detection device, and electronic instrument
Method and system for remapping processing elements in a pipeline of a graphics processing unit
  Randomly Featured Patents
Polyvinyl chloride/silicic acid/hexanetriol mixtures and process for their preparation
Segmented interconnect for connecting multiple agents in a system
Method and apparatus for controlling specific absorption rate in a mobile communication terminal
Backup random number generator gaming system
Virtual private network identification extension
Optical inspection of optical specimens supported by a work holder
Method for manufacturing reactor
Method and apparatus for high speed graphics fill
Method and system for monitoring, collecting information, diagnosing and servicing a remote system
Security circuit for power up