Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Dynamic trunk distribution on egress
Motor device and method of manufacturing the same
Grid computing accounting and statistics management system
Campanula plant named `PKMM03`
Virtual physician acute myocardial infarction detection system and method
Focusing apparatus that effectively sets a focus area of an image when a focusing mode is changed
LED lighting module
  Randomly Featured Patents
Method and apparatus for improved inspection and classification of attributes of a workpiece
Synthesis of optically pure thromboxanes
Ultraviolet-stabilized polyolefin compositions
Observation apparatus for selectively providing color signals
Method and apparatus for scaling an array of digital data using fractal transform
Methods for winding armatures having slot commutators
Laser irradiating device, laser irradiating method and manufacturing method of semiconductor device
Geranium plant named `BFP-817 Light Salmon`
Catalyst composition
Thread repair tool