Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Curved structural part made of composite material and a process for manufacturing such a part
Antibodies to non-functional P2X.sub.7 receptor
Hardware/software debugging using memory access parameters
Electric power supply system and electric power supply system for motor vehicle
Image forming apparatus and warming up method thereof
Method of making a CIG target by cold spraying
Analysis of methylation using nucleic acid arrays
  Randomly Featured Patents
Sulfide modified elastomeric polymers
Arbitration of state changes
Multi-channel capillary electrophoresis device and method
Zero pressure accumulation conveyor and brake assembly
Hybrid heat sink performance enhancement using recirculating fluid
High heat dissipating LED having a porous material layer
Machine tool
Pizza-topping apparatus
Device for separating, delivering and depositing blanks
Substituted azol-1-ylmethanes