Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Polymers derived from benzobis(silolothiophene) and their use as organic semiconductors
Antimony and germanium complexes useful for CVD/ALD of metal thin films
Electronic system and method for compensating the dimensional accuracy of a 4-axis CNC machining system using global and local offsets
Secure provisioning of a portable device using a representation of a key
Electronic device with multi-orientation
Modular system having expandable form factor
Light-emitting device
  Randomly Featured Patents
Composite for fine and graphic art applications and method for making composite
Medical diagnostic system
Fluorescent color lamp for LCD panel
Diffuser for light from light source array and displays incorporating same
Motor drive circuit
Concrete removal apparatus
Pneumatic tire with tread including sipe having wide portions located alternately on both side walls
Multi-host virtual bridge input-output resource switch
Dummy error addition circuit
Corrosion resistant magnetic disk