Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Stepped delay control of integrated switches
Display apparatus having a semi-penetration layer and a sealing unit
Method and system for remotely testing a wireless device
Tandem electric machine arrangement
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Magnetic circuit and speaker using same
Removable storage device and method for identifying drive letter of the removable storage device
  Randomly Featured Patents
Method of immunosuppression
Torque limiting chain sprocket assembly
Hydrogenated oxidized silicon carbon material
Apparatus and method of non-sampling-based Q-factor measuring
Cargo platform assembly mounted to a helicopter
Method of simultaneously molding a meltable core and an overmold assembly
Air conditioning grill
Apparatus and method for producing a hole in an article of wood or wood product
Method for controlling bandwidth in a voice over internet protocol system
Chain guide connector device for use in bicycle derailleurs