Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Early kill removal graphics processing system and method
Method for treating wounds for mammals, wound healer compound, and method of manufacturing thereof
Process for preparation of Efavirenz
Method of manufacturing a plurality of electronic assemblies
Methods to fabricate a photoactive substrate suitable for microfabrication
Digital IF demodulator for video applications
  Randomly Featured Patents
Control chipset, and data transaction method and signal transmission devices therefor
Stent connections
Information reproduction head apparatus and information recording/reproduction system
Apparatus for measuring defects in a glass sheet
Process for initiating a highly selective ethylene oxide catalyst
Missile azimuth alignment system
Dynamical dual permissions-based data capturing and logging
Positive stop center
Process for the N-alkylation of ureas
Rocket damping device