Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Apparatus, system, and method for non-interruptively updating firmware on a redundant hardware controller
Basket for a dishwasher
Process for making diethyl ether from acetic acid
Etching composition
Implantable device
Cooking oven with energy saving mode and method
Method and apparatus for content-aware resizing of data chunks for replication
  Randomly Featured Patents
Methods for treating Alzheimer's disease using hydroxyethylene compounds containing a heterocyclic amide bond isostere
Outphasing modulator
Web browser for use with a television display for preventing screen burn
Wooden basket
Reverse-osmosis water purifier apparatus and method
Method of designing forms of cable clamp and cables using three-dimensional CAD system, and computer readable storage medium storing relevant processes
Image-based visibility measurement
Ultrasonic filling level sensor
Bi-directional internal/external gear pump with advanced porting
Disk chucking mechanism and disk player including a disk chucking mechanism