Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Solvent mixture for molecular weight control
Error correction decoder and storage apparatus
Heated hair brush iron
Systems and methods for hernia repair
NO.sub.x absorber catalysts
Methods and system for spectral image sampling
Signal processing apparatus and methods
  Randomly Featured Patents
Information managing apparatus, information managing method, and computer product
Dehydration of olefinically unsaturated alcohols
Method for forming a semiconductor device using crystals of crystal growth
Method of handing off and a wireless communication device
Mapping method utilizing look-up table and related apparatus
2,4-dicholorophenoxy acetic acid reduced odor herbicidal mixture
Cable chain for automobile tire
Solar energy tracker with parabolic lattice structure and a polygonal coupling
Coupling joint for toy
Thermostable DNA polymerases