Resources Contact Us Home
System and method for fault-tolerant clock synchronization using interactive convergence

Image Number 3 for United States Patent #6801951.

A method for synchronizing nodes in a network is described that utilizes an interactive convergence technique. The technique utilizes communications protocol IEEE 1394 to broadcast each node's clock value to the other nodes in the network. Each node applies a voting algorithm to the set of broadcasted clock values to determine a voted clock value and each node's clock is set to that voted clock value. When a node's clock value is close in value to another node, those nodes are considered to be synchronized. The set of clock values to be used to determine the voted clock value consists of those nodes that are synchronized. The technique is implemented on hardware separate from the node's hardware and can be implemented on a field programmable gate array.

  Recently Added Patents
Systems and methods for sorting particles
Encoder that optically detects positional information of a moving body from different optical paths lengths
Imaging lens with three lens elements, and electronic apparatus having the same
Method and/or apparatus for navigating mobile robot using virtual sensor
Scalable packet processing systems and methods
Inductance element
Method of creating exercise routes for a user and related personal navigation device
  Randomly Featured Patents
Concealed illuminated center high mount stop lamp (CHMSL)
Micro-machined semiconductor package
Method of dividing a workpiece in the form of a plate having a layer and a substrate made of different materials
Acyclic amide and sulfonamide ligands for the estrogen receptor
Easy pull ring for pop-top and pull-top cans
System and method for managing consumer information
Liquid metal launder
Method for generating tech-library for logic function
Height adjustable seat
Device for receiving and separating chips created by machine tools and coolant (overflow)