Resources Contact Us Home
Cross coupling delay characterization for integrated circuits

Image Number 5 for United States Patent #6799153.

A solution to perform cross coupling delay characterization for integrated circuits and other microprocessor applications. The invention properly models the integrated circuit in various configurations at various times to accommodate the non-linearities associated with driver circuitry and the undesirable capacitive coupling between nets within the integrated circuit, specifically those that are located within close proximity to one another and that generate deleterious effects of the transitions of the drivers from low to high, and from high to low. The invention provides for a computationally efficient solution to perform the delay characterization of the speeding up and slowing down of individual transition operations within the microprocessor. Accurate delay characterization provides for design engineers an accurate description of the worst case and best case scenarios of the integrated circuit or microprocessor that is needed for various applications such as the integration of the integrated circuit and microprocessor into a larger system.

  Recently Added Patents
Light fixture
Female urine funnel
Bandpass filter and radio communication module and radio communication device using the same
Wireless control system for a patient support apparatus
Digital fine delay processing
Crowd control barrier II
Pattern generation method and pattern generation program
  Randomly Featured Patents
Method for reducing the reflectivity of a silicide layer
Narrowcasting from public displays, and related methods
Electrode for battery and method for manufacturing thereof
Apparatus and method for retaining option card in a computer system
Process and device for laser treatments of inside surfaces
Process for manufacturing a composite material
Die cast sub-frame
High pressure relief valve for use with a backflow preventer
Agile multi-beam free-space optical communication apparatus
Integrated circuit having a self-test device for carrying out a self-test of the integrated circuit