Resources Contact Us Home
Method for fabricating read only memory including forming masking layers with openings and pre-coding the cell and peripheral regions

Image Number 13 for United States Patent #6734064.

A fabrication method for a read only memory provides a substrate having a memory cell region and a periphery circuit region. A memory cell region has a memory cell array and the periphery circuit region has transistors. A precise layer having a plurality of first openings is formed in the memory cell region. The first openings are above the channel region of each memory cell in the memory cell array and the critical dimension of the first openings is identical. A mask layer having second openings and third openings is formed on the substrate. The second openings locate over a pre-coding memory cell region, and the third openings locate over the transistor gates. An ion implantation is performed to code the memory cell in the pre-coding memory cell region and to adjust the threshold voltage of the transistor, using the precise layer and the mask layer as a mask.

  Recently Added Patents
Method and apparatus for connecting to external device
Fusion of road geometry model information gathered from disparate sources
Combination photovoltaic and wind power generation installation
Diazeniumdiolated phosphorylcholine polymers for nitric oxide release
Method, apparatus and computer program product for providing metadata entry
Harmonic sensor
Session transfer method, application server, and communications system
  Randomly Featured Patents
Materials for the production of nanometer structures and use thereof
Interspecific tree "Tri-lite"
Embedding class hierarchy into object models for multiple class inheritance
Ultra high strength asphalt
Electrical connector
Dishwasher with adjustable basket(S)
Wafer level lens module array with spacer array
Amphibious vehicle speed change transmission arrangement
Piezoelectric ink jet module with seal
Current measurement in an inverter unit and a frequency converter