Resources Contact Us Home
Methods of forming DRAM cells

Image Number 12 for United States Patent #6734062.

The invention includes a method of forming a DRAM cell. A first substrate is formed to include first DRAM sub-structures separated from one another by an insulative material. A second semiconductor substrate including a monocrystalline material is bonded to the first substrate. After the bonding, second DRAM sub-structures are formed in electrical connection with the first DRAM sub-structures. The invention also includes a semiconductor structure which includes a capacitor structure, and a first substrate defined to encompass the capacitor structure. The semiconductor structure further includes a monocrystalline silicon substrate bonded to the first substrate and over the capacitor structure. Additionally, the semiconductor structure comprises a transistor gate on the monocrystalline silicon substrate and operatively connected with the capacitor structure to define a DRAM cell.

  Recently Added Patents
Code conversion apparatus, code conversion method, and computer product
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
Lens driving device
Transcription factor
SRB enhancement on HS-DSCH during cell change
Therapeutic vitamin D sun-protecting formulations and methods for their use
Variable month cross-platform photo calendar builder
  Randomly Featured Patents
Sleever apparatus with singulate gate
Plasma processing method and apparatus
Method for pore size distribution control in a fired ceramic article
Poly(sulfide carbonate) composition and method for their preparation
System for controlling a control surface articulated to a structure of a vehicle
Staged transactions systems and methods
Systems and methods for generating software and hardware builds
Ultrasonic test machine with a rotor that has several probes and a transmission device for connecting the probes to a stationary electronic device
Manufacturing method to construct semiconductor-on-insulator with conductor layer sandwiched between buried dielectric layer and semiconductor layers
Method and apparatus for recovering vapor