Resources Contact Us Home
Synchronous semiconductor memory device

Image Number 16 for United States Patent #6731559.

A synchronous semiconductor memory device has a memory section which includes a memory cell array having a plurality of memory cells and which is capable of a read operation of reading information from the memory cells according to a read command and a write operation of writing information into the memory cells according to a write command. The synchronous semiconductor memory device further has a command sensing circuit which senses whether a first command inputted in synchronization with an external clock signal is the read command or the write command. The synchronous semiconductor memory device further has a bank timer circuit which, when the command sensing circuit has sensed either the read command or the write command, sets the end time of the restore operation of a row address strobe (RAS) and the start time of the precharge operation of the RAS according to the external clock signal.

  Recently Added Patents
Non-volatile flash-RAM memory with magnetic memory
Nanofibers containing latent reactive groups
Amnion-derived cells, methods of making and uses thereof
Method and structure for image local contrast enhancement
Power converter for an LED assembly and lighting application
Method for culturing lactic acid bacterium and method for producing fermented milk
Light-emitting device
  Randomly Featured Patents
Optically controlled integrated current diode lasers
Hose reel enclosure
Intelligent network-based store and forward fax system
Devices and methods for flangeless installations
ESD avoiding circuits based on the ESD detectors in a feedback loop
Hand operated electric whisk/mixer
Method for improving area in reduced programmable logic devices
Nucleic acid encoding a transdominant negative retroviral integrase
Non-blocking delayed clocking system for domino logic