Resources Contact Us Home
Synchronous semiconductor memory device

Image Number 16 for United States Patent #6731559.

A synchronous semiconductor memory device has a memory section which includes a memory cell array having a plurality of memory cells and which is capable of a read operation of reading information from the memory cells according to a read command and a write operation of writing information into the memory cells according to a write command. The synchronous semiconductor memory device further has a command sensing circuit which senses whether a first command inputted in synchronization with an external clock signal is the read command or the write command. The synchronous semiconductor memory device further has a bank timer circuit which, when the command sensing circuit has sensed either the read command or the write command, sets the end time of the restore operation of a row address strobe (RAS) and the start time of the precharge operation of the RAS according to the external clock signal.

  Recently Added Patents
Antenna module and wireless communication apparatus
Asset control in location tracking system
DL control channel structure enhancement
Non-serialized electronic product registration system and method of operating same
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Alternate source programming
Magnetic reading and writing device
  Randomly Featured Patents
Heat exchanging apparatus and method of making same
LED lamp
Quick release cord storage hook
Method of battery charging and power control in conjunction with maximum power point tracking
Method to conceal bicycle control cables within the handlebars, stem and frame
Method, system and device for improving performance during cell change
Process for retanning mineral tanned leathers with aromatic sulphonic acids
Front face of a vehicle wheel
Device for manipulating cadavers
Tat-derived transport polypeptide conjugates