Resources Contact Us Home
Synchronous semiconductor memory device

Image Number 13 for United States Patent #6731559.

A synchronous semiconductor memory device has a memory section which includes a memory cell array having a plurality of memory cells and which is capable of a read operation of reading information from the memory cells according to a read command and a write operation of writing information into the memory cells according to a write command. The synchronous semiconductor memory device further has a command sensing circuit which senses whether a first command inputted in synchronization with an external clock signal is the read command or the write command. The synchronous semiconductor memory device further has a bank timer circuit which, when the command sensing circuit has sensed either the read command or the write command, sets the end time of the restore operation of a row address strobe (RAS) and the start time of the precharge operation of the RAS according to the external clock signal.

  Recently Added Patents
Real ear measurement system using thin tube
Panel for decoration
Terminal device and image printing method
Method and apparatus for monitoring and/or controlling the curing of cements used in medical procedures
Circuit for compressing data and a processor employing same
Microwavable bag
Semiconductor device having a bonding pad and shield structure of different thickness
  Randomly Featured Patents
Silver halide color photographic material
Channel stop implant profile shaping scheme for field isolation
Method of fabricating a silicon-on-insulator (SOI) chip having an active layer of non-uniform thickness
Reworkable epoxy die-attach adhesive
Planar antenna
Shipping and display crate
Motor balancing structure
Implementing multipliers in a programmable integrated circuit device
Membrane/deoxo control method and system