Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and system for dynamically shared completion table supporting multiple threads in a processing system










Image Number 7 for United States Patent #6721874.

A method and system for utilizing a completion table in a superscalar processor is disclosed. The method and system comprises providing a plurality of threads to the processor and associating a link list with each of the threads, wherein each entry associated with a thread is linked to a next entry. A method and system in accordance with the present invention implements the completion table as link lists. Each entry in the completion table in a thread is linked to the next entry via a pointer that is stored in a link list. In a second aspect a method of determining the relative order between instructions is provided. A method and system in accordance with the present invention implements a flush mask array which is accessed to determine the relative order of entries in the said completion table. A method and system in accordance with the present invention implements a restore head pointer table to save and restore the state of the pointer of said completion table.








 
 
  Recently Added Patents
Systems and methods for online search recirculation and query categorization
Optoelectronic component and method for producing an optoelectronic component
Method and system of a sensor interface having dynamic automatic gain control
Mobile browser context switching
Wafer recycling method
Desk
Projection screen and projection system having the same
  Randomly Featured Patents
Goggle having a tinted plastic lens
Tapered transition ramp for cable protector with offset center sections
Methods for increasing accuracy of nucleic acid sequencing
Magnetic tape cassette wrapper
Dynamic generator for fast-client static proxy from service interface definition document
Acrylonitrile copolymers suitable for making flame-resisting fibers
Dental retention pin and method
Data processing apparatus that shares a single semiconductor memory circuit among multiple data processing units
Bead breaking mechanism
Protective device for central processing unit