Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Flat panel display device and method of fabricating the same
Tranverse in-core probe monitoring and calibration device for nuclear power plants, and method thereof
Method of forming wafer level mold using glass fiber and wafer structure formed by the same
Virtual image display device and manufacturing method of virtual image display device
Hydroxyl-terminated thiocarbonate containing compounds, polymers, and copolymers, and polyurethanes and urethane acrylics made therefrom
White light emitting lamp and white LED lighting apparatus including the same
Eye therapy system
  Randomly Featured Patents
Method for production of powders
Tubular lead-in fixture
Centrally decoded divided wordline (DWL) memory architecture
Friction compensation in a minimally invasive surgical apparatus
Electronic recipe box
Straddle-type vehicle
Apparatus for separating articles into groups by weight
Reflective mask blank for EUV lithography
Continuous casting and packaging
Footwear with fixedly secured insole for structural support