Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Techniques for performing translation of messages
Methods, systems, and media for swapping faces in images
Optical modulator module
Wind energy system having a connection protection device
Selection of hash lookup keys for efficient retrieval
Sensor system
Flat display panel and method for forming the same
  Randomly Featured Patents
Method for network traffic mirroring with data privacy
Self-aligned thin-film transistor and method of forming same
Method and system for secure alert messaging
Suspended luminaire
Continuously adjustable length adjustment device
Method of recording information on record medium having data record region and file management information record region
Power generating display
Compact knee bolster airbag assembly
Pattern exposure method and pattern exposure apparatus
Seatbelt retractor