Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Integrated circuit packaging system with coupling features and method of manufacture thereof
System for and method of providing single sign-on (SSO) capability in an application publishing environment
Nano-pigment inkjet ink composition that has a low odor and is environmentally-friendly
Matching geometry generation and display of mammograms and tomosynthesis images
Cantilevered probe detector with piezoelectric element
Method for sending status information in mobile telecommunications system and receiver of mobile telecommunications
  Randomly Featured Patents
Method of controlling a gas adsorption apparatus
Self-powered delayed ordnance
Coating system
Ear thermometer and measuring apparatus used with it
Seat belt system
Sodium oxide fume for sulfur oxide removal
Remote control system
Method and device for determining wind conditions around a sailboat
Compositions and methods employing tetrahydroindolizine derivatives
Computation-conserving traffic data transmission method and apparatus