Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Computing device with improved user interface for applications
DMAPN having a low DGN content and a process for preparing DMAPA having a low DGN content
Adhering composition and method of applying the same
Authenticating messages sent between a vehicle and a central facility
Image correction method
Polyfunctional sulfur-containing epoxies and compositions thereof
Parallel active optical cable
  Randomly Featured Patents
Evaporation cooled gas insulated electrical apparatus
Non-toxic opthalmic preparations
Type font
Press roll
Uses of human monoclonal antibodies against oxidized LDL receptor
Method and apparatus for solar distillation
Method for marking an item based on colour centres
Planar dipole antenna
Optical fiber cable
Structure for determining thermal cycle reliability