Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Anti-proliferative and anti-inflammatory agent combination for treatment of vascular disorders with an implantable medical device
Efficient location discovery
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
Inductive antenna coupling
Managing a packet service call within mobile communications user equipment
Triazole derivatives as ghrelin analogue ligands of growth hormone secretagogue receptors
Disk array apparatus and firmware update method therefor
  Randomly Featured Patents
Process for heat treating fibrinogen
8-speed transmission
Apparatus for detecting an interface in fluids utilizing plural multiplexed light emitters and receivers
High mechanical and optical performance illumination system
Semiconductor integrated circuit device
Ascension pipe and ascension pipe cap sealers for by-product coke ovens
Supportive arm sling
Low emission fireplace
Semiconductor device of common source structure and manufacturing method of semiconductor device of common source structure
Light guide and stamper production method