Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Multilevel directory assistance apparatus and method
Extensible framework for client-based active network measurement
Light emitting device and electronic device
Communication apparatus and communication system
Process for producing .beta.-sialon fluorescent material
Plants and seeds of hybrid corn variety CH260114
Systems and methods for adaptive blind mode equalization
  Randomly Featured Patents
Method of programming an information processing device for network management applications using generic programming
One-person watercraft hull
N-[(phosphinyl) amino]thio- and N-[(phosphinothioyl)amino]-thio-methylcarbamates
Ferrule cleaning rod and method of use
Method of treating medical wastes and containers to be used for the treatment method
Dispensing system with in line chemical pump system
Polisher-finer apparatus
Differentiation antigen, NDA4, associated with the receptor for B cell growth factor
Controllable optical waveguide
Production riser assembly