Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Multilayered ceramic electronic component and fabrication method thereof
Communication device and two-dimensional communication system using the same
Voltage generating system and memory device using the same
Potentiometric-sensor chip, potentiometric assay, and assay kit
Nuclear fission reactor, a vented nuclear fission fuel module, methods therefor and a vented nuclear fission fuel module system
Image forming apparatus and information processing apparatus
Polyureas made from aminocrotonates and enaminones
  Randomly Featured Patents
Track jump stabilizing method of disk drive
Apparatus for inflating bicycle tires and other articles including a self contained lock structure
High rigid tilt device in a steering column for a vehicle
Image conversion apparatus, and image conversion program storage medium
Method and system for implementing an online purchase transaction with rewards
Compact optical coupling systems
Vehicle light
Method of manufacture of insulation for use in stator slot wedges
Adaptive-type luminance/color signal separation circuit using the horizontal and vertical correlation in television receiver