Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
Biological information monitoring system
Method and apparatus for a battery docking connector having reserve power for hot battery swap
System for non-destructive image processing
Receiver and transmitter receiver system
Method and apparatus for diagnosing faults in a hybrid internet protocol network
Image generation device with optimized dose control
  Randomly Featured Patents
Chemiluminescent detection of heme proteins in biological samples
Ballast tamping machine
Wireless communications with proximal targets identified visually, aurally, or positionally
Hermetic vessel equipped with inserted-type discharge pipe, and oil separator, gas-liquid separator, and air conditioning system using the same
Method for testing DSL capability of telephone lines
Over-ear headphones
Seismic modem
Collapsible storage locker
Garment presentation pack
Webbing retractor