Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Vehicle driving system and control method for vehicle driving system
Light diffusion lenses and lighting fixtures having the same
Local biomechanical and/or antimicrobial ligation device
Battery system and method for detecting internal short circuit in battery system
Silicide contacts having different shapes on regions of a semiconductor device
Processing method for cleaning sulfur entities of contact regions
System and method of network diagnosis
  Randomly Featured Patents
Clutch drive with link spring
Drinking vessel
Apparatus for gassification, premixing and combustion of liquid fuels
Flexible sleeve for connection to a plumbing fixture
Coordinate measuring machine
Mobile electronic device having relocatable display element
Active specific immune suppression
Process for iohexol manufacture
Perishable media system and method of operation
Weed puller with plug ejecting mechanism