Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Interface circuit and interface system
Information processing apparatus and update information obtainment method
IC layout parsing for multiple masks
Methods and systems for aggregating and graphically representing information associated with a telecommunications circuit
System, method and computer program product for sharing a single instance of a database stored using a tenant of a multi-tenant on-demand database system
Cantilevered probe detector with piezoelectric element
  Randomly Featured Patents
Frequency adjustment techniques in coupled LC tank circuits
Liquid crystal color display apparatus and driving method thereof
Shock absorbing arrangement for marine outboard drive
High impedance electrode assembly
Overbased barium complexes of C8 to C10 carboxylic acids
Writing instrument
Micromachined spinneret
Method of and apparatus for delivering tobacco to a cigarette maker
Propargyl esters of 7,11-substituted dodecadienoic acids
Cephalosporin derivative and pharmaceutical composition containing the derivative