Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Obviation of recovery of data store consistency for application I/O errors
Adapter plate for use in mounting an audio/visual device or the like to a surface
Semiconductor device and manufacturing method thereof
Petunia plant named `Bartpet001`
Liquid crystal display device
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Package for product
  Randomly Featured Patents
Pollution abatement method
Wear resistant coated sheet metal die and method to manufacture a wear resistant coated sheet metal forming die
Auto-cycling plunger and method for auto-cycling plunger lift
Groups IIA and IIIA based catalyst composition for preparing high-syndiotacticity polystyrene
Method and apparatus for detecting the multiple feeding of documents
Heat sink for electric and/or electronic devices
Nozzle guide vane for a gas turbine engine
Phase tracking multichannel link
Method for manufacturing a hard disk drive arm
Sending device, receiving device, communication control device, communication system, and communication control method