Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Electrical event detection device and method of detecting and classifying electrical power usage
Discovery, analysis, and visualization of dependencies
High density molecular memory storage with read and write capabilities
Isothermal amplification of DNA
Treatment of diabetes with milk protein hydrolysate
Semiconductor device
Low latency interrupt collector
  Randomly Featured Patents
Systems and methods of reducing heat loss from a gas turbine during shutdown
Semiconductor memory and method and system for actuating semiconductor memory
Method for preparing copolymers from conjugated dienes and monovinylaromatic compounds with random distribution of monomer units
Synchronization objects for multi-computer systems
Attrition mill
Support attachment for structural stringers
Simplified screen printing machine having pressing member
Flat yoke type DC machine
Precision high-frequency capacitor formed on semiconductor substrate
Dual-function information-carrying sheet device