Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Method for forming a back-side illuminated image sensor
3D caption signal transmission method and 3D caption display method
Liquid crystal display device
Isolated monoclonal antibody or fragment thereof binding prostate specific membrane antigen, conjugates and uses thereof
Outgoing voice mail recording and playback
Virtual channel table for a broadcast protocol and method of broadcasting and receiving broadcast signals using the same
Track light fixture
  Randomly Featured Patents
Electromagnetic fuel injection valve
Means and method for uncaging a gyroscope rotor
Method and apparatus for installing a micro-well with a penetrometer
Dining chair
Blood filter with concentric pleats and method of use
Version pressure feedback mechanisms for speculative versioning caches
Powered driver
Device for producing of electric energy and of signal transmitting pressure pulses
Filter-tipped cigarette manufacturing method