Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Biosensor kit
Methods and systems to reduce a number of simulations in a timing analysis
Methods of prognosing a rheumatoid arthritis remission phenotype
Communications in an asynchronous cellular wireless network
Method and system of channel detecting and reporting, terminal, and management center
All-in-one information handling system
Image coding apparatus and image decoding apparatus
  Randomly Featured Patents
Switchable dynamic gain-flattened optical amplifiers and methods with wide dynamic gain range
Roaster oven
Device for anti-rolling signalling for cable laying tractors
Toeless ankle stockings
Synchronous dynamic random access memory device having memory command cancel function
Apparatus for processing exposed photographic films and cassettes for such films
Device for recognising the angular position of a rotating part
Organic light emitting display device
Process for reducing bias error in a vibrating structure sensor
Cross-sectional shapes for hollow link chain