Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Organic electroluminescence device
Fuel cell with air channel actuator
Pharmaceutical and diagnostic compositions for use in the treatment and diagnosis of neurodegenerative diseases or amyloid diseases
Systems and methods for advertising on content-screened web pages
Transmission apparatus, receiving apparatus, method, and storage medium
Systems and methods for assigning a template to an existing network configuration
Process for preparing red cocoa ingredients, red chocolate, and food products
  Randomly Featured Patents
Drilling rig
Energy storage arrangement
Communication device and method for controlling communication device
Hair dryer with sensor
Vibration correction apparatus and optical device
Output buffer and method having a supply voltage insensitive slew rate
Wind turbine generator
Solvent-free oil dispersant
Biomaterial based on an insolubilized dextran derivative and a growth factor