Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Fuel cell stack including ejector and blower for anode recirculation and method for controlling the same
Electric power supply system and electric power supply system for motor vehicle
Method and apparatus for re-routing calls in a packet network during failures
Charged particle source with multiple selectable particle emitters
Amide derivatives, process for preparation thereof and use thereof as insecticide
Method and apparatus for focusing electrical stimulation in the brain during electro-convulsive therapy
Adaptive switch mode LED system
  Randomly Featured Patents
Wireless communication devices and movement monitoring methods
Polyamide compositions
Table stand for books or sheet music
Method and apparatus for determining the quality of a coating
Score table
Method and apparatus for fabricating a plurality of turbine components
Model church
Electrical connector with an improved terminal block
Gas engine and ignition device for a gas engine
Device for eliminating noises during slow and high speed search operation in a video tape recorder and method therefor