Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Electronic device
Fingerprinting apparatus, system, and method
Molten alloy solidification analyzing method and solidification analyzing program for performing the same
Hair care composition
Categorizing bit errors of solid-state, non-volatile memory
Circuit and method for generating an AC voltage from a plurality of voltage sources having a temporally variable DC output voltage
  Randomly Featured Patents
System for whole body imaging and count profiling with a scintillation camera
Housing for instrument for taking health-related measurements
Toner mass developed control ratio modification system
Method of manufacturing capacitor dielectric
Externally programmable antifuse
Identifying gibberish content in resources
Optical wavelength determination using multiple measurable features
Method for constructing block for staircase
Electrophotographic photoreceptor
Snugging connection and method