Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Combination therapy to enhance NK cell mediated cytotoxicity
Support tray for server
Peered proctoring
Asynchronous line interface rate adaptation to the physical layer with synchronous lines at the connection layer
Image forming apparatus
Artifact removal in nuclear images
  Randomly Featured Patents
Cassette Holder or similar article
Re-use recovered treating fluid
Method for initiating a session in a store and forward messaging system
Test generator for random access memories
Multi media controller
Mechanism for using common code to handle hardware interrupts in multiple processor modes
Carry bag with edge swing
Ion shower apparatus