Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Identifying conceptually related terms in search query results
Thermally efficient busway
Image sorting device, method, program, and integrated circuit and storage medium storing said program
Method for superconducting connection between MgB2 superconducting wires via a MgB2 matrix made from a boron powder compressed element infiltrated with Mg
Transmission apparatus and network protection method
Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region
Cancer vaccines containing epitopes of oncofetal antigen
  Randomly Featured Patents
Manufacturing method and apparatus of phase shift mask blank
Integrated circuit with low solubility metal-conductor interconnect cap
Resonant system speed control
Multilayered barrier structures for packaging
Permeator with selectable flow rates
Process and device for coating the inner surface of glass tubes
Method and system for developing a meta-model schema
Method and apparatus for generating power by sea wave action
Data arranging method and medium for data recording or transfer, and signal processing apparatus for the method and medium