Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
Use of natriuretic peptide for treating heart failure
LED-array package
Transferring storage devices within storage device testing systems
Automated tuning in a virtual machine computing environment
Location estimation of wireless terminals through pattern matching of deduced signal strengths
Circuitry testing module and circuitry testing device
  Randomly Featured Patents
Wireless and wired cable modem applications of universal frequency translation technology
Substituted benzimidazoles and their use for inducing apoptosis
Underwater motive device
Assembling device for blade of hanging fan
Flow control valve for cooling tower
Pyrolysis process with feed pretreatment utilizing a beneficially reactive gas
Circuit board leveling apparatus
Rigidifier for an inflatable boat
Process cartridge, electrophotographic image forming apparatus and electrophotographic image forming apparatus transmissions method