Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Self-service channel marketplace
Resistive memory element sensing using averaging
Apparatus and method for transferring a data signal propagated along a bidirectional communication path within a data processing apparatus
Hydrogen generation device and fuel cell system
Lens driving device
Method for olympic event hospitality program management
Method and system for a low-power client in a wide area network
  Randomly Featured Patents
Communication system with subdivided transmission cycles
Reference cells for TCCT based memory cells
Asphalt-block copolymer articles and method for the preparation thereof
6-substituted benzoxazines
Macrocyclic, pyridazinone-containing hepatitis C serine protease inhibitors
Unit for supplying a strip to a user machine
Methods for ex vivo propagation of somatic hair follicle stem cells
System and method for satisfying move constraints when performing a motion control sequence
Horn antenna