Resources Contact Us Home
High-speed domino logic circuit

Image Number 4 for United States Patent #6714059.

An improved high-speed domino logic circuit uses two delayed clock signals, CLKD and CLKDBAR, and three transistors to introduce a transition delay time. According to the invention, the delayed clock signals are used in conjunction with the three added transistors to avoid the contest or "fight" between a first node and the keeper transistor in the event of a path to ground being created through the logic block portion of improved high-speed domino logic circuit. The improved high-speed domino logic circuits of the invention, in contrast to prior art domino logic circuits, can be designed to have high noise immunity and increased speed. In addition, since according to the invention, only three new transistors are required, the modification of the invention is space efficient and readily incorporated into existing designs.

  Recently Added Patents
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
Data architecture and user interface for plasma processing related software applications
Group greeting card
Vacuum cleaner filter adapter ring
Exposure method, exposure apparatus, and method for producing device
Computer system for routing package deliveries
Passive translational velocity measurement from optical information
  Randomly Featured Patents
Index print
Isolated selective organ cooling method
Membrane keyboard
System for operation of a combination mortgage, equity load and savings plan
Semiconductor device having improved metal line structure and manufacturing method therefor
Method for making aryl hydrazines and substituted indoles
Automatic chip or button placer
Control and protection system for a variable capacity compressor
Floor drain support plate
Silicon germanium heterojunction bipolar transistor with carbon incorporation