Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Barrier layer associated with a conductor layer in damascene structures










Image Number 6 for United States Patent #6713875.

The present invention is directed to a simplified, CVD-less method of forming a barrier layer for a metal layer which prevents metal contamination in an integrated circuit. The invention utilizes a sacrificial multilayer dielectric structure and selective etching to form the top barrier layer. An opening is etched in the structure and a plating layer is deposited in the opening. A first unneeded portion of the structure along with an unneeded portion of the plating layer is removed utilizing an etchant that is selective for the first unneeded structural portion. A Cu layer is deposited and implanted with barrier material to form the top barrier layer. A second unneeded portion of the structure along with an unneeded portion of the top barrier layer is removed utilizing an etchant that is selective for the second unneeded structural portion. The resulting structure is a metal interconnect structure having an overlying top barrier layer which is produced without using CVD techniques.








 
 
  Recently Added Patents
Wireless refrigerant scale platform
Adaptive control for uncertain nonlinear multi-input multi-output systems
Kit and method for the capture of tumor cells
Re-establishing push notification channels via user identifiers
Visualization of information associated with applications in user interfaces
Multiple RF band operation in mobile devices
Morphinan compounds
  Randomly Featured Patents
Core-containing sealing assembly
Segmented seal plate for a turbine engine
Adjustable mobility assistance device
Rubber-modified rigid silicone resins and composites produced therefrom
miR-155 assay
SOI device and method for fabricating the same
Backplate for a lighting fixture
Method of producing medicinal nanoparticle suspension
Polyphenylene sulfide resin composition
Magnetic doorstop