Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Barrier layer associated with a conductor layer in damascene structures










Image Number 6 for United States Patent #6713875.

The present invention is directed to a simplified, CVD-less method of forming a barrier layer for a metal layer which prevents metal contamination in an integrated circuit. The invention utilizes a sacrificial multilayer dielectric structure and selective etching to form the top barrier layer. An opening is etched in the structure and a plating layer is deposited in the opening. A first unneeded portion of the structure along with an unneeded portion of the plating layer is removed utilizing an etchant that is selective for the first unneeded structural portion. A Cu layer is deposited and implanted with barrier material to form the top barrier layer. A second unneeded portion of the structure along with an unneeded portion of the top barrier layer is removed utilizing an etchant that is selective for the second unneeded structural portion. The resulting structure is a metal interconnect structure having an overlying top barrier layer which is produced without using CVD techniques.








 
 
  Recently Added Patents
Implantable neuro-stimulation electrode with fluid reservoir
Transferring a document
Stacked structure and stacked method for three-dimensional chip
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
XDSL system and signal transmission method, sending device, and receiving device of xDSL system
Upper surface of a skateboard deck
Image decolorizing device
  Randomly Featured Patents
Luminometer
Multistack 3-dimensional high density semiconductor device and method for fabrication
Selective catalytic reduction (SCR) catalyst injection systems
Dual Reed-Muller (RM) code segmentation for uplink control information (UCI)
Calcium fluoride (CaF2) stress plate and method of making the same
Connection systems for reinforcement mesh
Shock sensor including a compound housing and magnetically operated reed switch
Protective cover for battery connection terminal, and assembly of the protective cover and battery connection terminal
Adult novelty toy
Method for circuit layout and rapid thermal annealing method for semiconductor apparatus