Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Differential latch and applications thereof










Image Number 8 for United States Patent #6693476.

A differential latch includes a sample transistor section, a hold transistor section, a 1.sup.st gating circuit and a 2.sup.nd gating circuit. The sample transistor section is operably coupled to sample, when coupled to a supply voltage (e.g., V.sub.DD and V.sub.SS) a differential input signal. The hold transistor section is operably coupled to latch, when coupled to the supply voltage, the sampled differential input to produce a latched differential signal. The 1.sup.st gating circuit is operable to couple the sampled transistor section to the supply voltage in accordance with a 1.sup.st clocking logic operation and a 2.sup.nd clocking logic operation. The 2.sup.nd gating circuit is operable to couple the hold transistor section to the supply voltage in accordance with a 3.sup.rd clocking logic operation and a 4.sup.th clocking logic operation.








 
 
  Recently Added Patents
Semiconductor power amplifier
Haworthia plant named `CAPETOWN`
Method of manufacturing acrylic film, and acrylic film
Hydrogenolysis of ethyl acetate in alcohol separation processes
Question and answer system wherein experts are associated with models and have response rates that are associated with time intervals
Switchable memory diodes based on ferroelectric/conjugated polymer heterostructures and/or their composites
Predictive time entry for workforce management systems
  Randomly Featured Patents
Mobile battery management system
Tissue fastening instrument
Homogeneous accelerator system for epoxy resins
Semiconductor memory device operable to write data accurately at high speed
Channel resource assignment method for fair channel resource reservation and QoS in mesh WPAN
Method and system for selecting and distinguishing an event sequence using an effective address in a processing system
Single layer poly fabrication method and device with shallow emitter/base junctions and optimized channel stopper
Selective operation of a multi-state non-volatile memory system in a binary mode
Self-driven pump device
Device for spreading individual tobacco leaf halves