Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Semiconductor device and manufacturing method thereof
Polyester resin for toner, electrostatic charge image developing toner, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming met
Tie down strap hook
Separate matching models based on type of phone associated with a caller
Compositions and methods of vascular injury repair
Preservation of liquid foods
Removable storage device and method for identifying drive letter of the removable storage device
  Randomly Featured Patents
Printing machine
Light-emitting element, light-emitting device, and electronic device
Single-transmission polarization signal extractor
Bcl-G polypeptides, encoding nucleic acids and methods of use
Optical scanning device and image forming apparatus
Mobile phone
Ski pole
Inorganic oxide extrudates
Modular system for seaming metal sheets
Automatic gain control in a wireless communication network