Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
System and method for a driver circuit with a referenced control signal
Architectural panel with millet and grass
Lithographic apparatus and device manufacturing method
Automatically selecting a paper with increased dimensions than originally desired for printing and adding advertisement content to the increased dimensional area of the paper
Image forming apparatus and control method therefor
Device and method incorporating an improved text input mechanism
Method of providing user-tailored entertainment experience at hospitality location and hospitality media system thereof
  Randomly Featured Patents
Optical communication system and communication method
Transient energy self-pumped conjugator and method
Method of casting an assembly of articulatable components
System for determining the left-ventricular ejection time TLVE of a heart of a subject
Method for the separation of a mixture of fine particles
Two piece tire with a convective cooling system
Active compression to facilitate healing of bones
Resealable enclosure
Fluoroscopy image verification