Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Online data conversion technique using a sliding window
Automated security analysis for federated relationship
Toy ball
Modified polyolefin resin for glass fiber treatment, surface-treated glass fiber, and fiber-reinforced polyolefin resin
Reactor core of liquid metal cooled reactor
Adaptive flow for thermal cooling of devices
Mirror drift compensation in an optical circuit switch
  Randomly Featured Patents
Safety mechanism for a rotary hammer
Solid state transcutaneous blood gas sensors
Method and apparatus for supplementing a keyboard and for helping a user operate an electronic device
Micro-fluid ejection head with embedded chip on non-conventional substrate
Image display device and image display method
Golf bag with support stand
Photoelectric conversion device, glass composition for coating silicon, and insulating coating in contact with silicon
Production method of aliphatic polyester
Fluoride crystal, optical article, and production method
Multimeric immunotoxins