Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Technique for effectively providing program material in a cable television system
DL control channel structure enhancement
Method of fabricating semiconductor light emitting device
Therapeutic compositions and methods
Programming method of non-volatile memory device
Liquid crystal display and method of driving the same
  Randomly Featured Patents
Collapsible packaging system
Device for handling printing cylinder sleeves
Make-up mirror
Ice skateboard and runner therefor
Sensor device for detecting wetting on a windshield based on received reference light
Stabilization of fluorinated ketones
Methods and architecture for cross-device activity monitoring, reasoning, and visualization for providing status and forecasts of a users' presence and availability
Combined climber and slide for children
Thermal imaging device with selectively replaceable telescopic lenses and automatic lens identification
Method of manufacturing interlocking parts