Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Herbal composition for the treatment of wound healing, a regenerative medicine
Pattern generation method and pattern generation program
Microwavable bag
Antibodies to OX-2/CD200 and uses thereof
Mobile communication apparatus
Systems and methods for minimization or elimination of diffusion effects in a microfluidic system
  Randomly Featured Patents
Pixel circuit for liquid crystal display
Method for reducing X-ray tube power de-rating during dynamic focal spot deflection
Hydrophilic surface treatment chemicals, hydrophilic surface treatment bath, and hydrophilic surface treatment method
Network address generating system, network address generating apparatus and method, program and storage medium
On-board fuel refining in motorized vehicles
Vacuum cleaner
Food waste treatment apparatus using microwave
Image reading apparatus
Process for producing methylamines
Retroreflective sheeting