Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Techniques for generating and displaying a visual flow of user content through a social network
Polyolefin and composition for pipe systems and sheets
Prevention and treatment of osteoarthritis
Method and apparatus for providing auto-completion of information
Terminal for flat test probe
Exposure method, exposure apparatus, and method for producing device
System and method for providing a path avoidance feature in a network environment
  Randomly Featured Patents
Apparatus for the continuous separation of biological fluids into components and method of using same
Telephone call progress tone and answer identification circuit
Hand-held tool for removing insulation from electrical conductors
Shoe construction
Control apparatus-integrated generator-motor
Method of production of a plastic laminate
Methods for evaluating operation of marking apparatus
Leading edge undershoot elimination in thin film heads
Arrangement for seam preparation
Nighttime glove