Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Thermoluminescent layered product, thermoluminescent plate, method of producing thermoluminescent layered product, method of producing thermoluminescent plate and method of acquiring three-dim
Systems and methods for temporal subpixel rendering of image data
Account portfolio risk characterization
Protective stake cover
Method of producing a metal phthalocyanine compound, and method of producing a phthalocyanine compound and an analogue thereof
Coatings for implantable medical devices for controlled release of a hydrophilic drug and a hydrophobic drug
High quality GaN high-voltage HFETs on silicon
  Randomly Featured Patents
Combined refrigerant recovery, evacuation and recharging apparatus and method
Vehicle brake line bleeding aid
Duplicated logic and interconnection system for arbitration among multiple information processors
Automatic optimization of RF receiver interference performance
Tetralin and indane derivatives and uses thereof
Method of fabricating a tissue engineering scaffold
Plunger piston for internal combustion engines
Shimless aligner
Hidden explosives detector employing pulsed neutron and x-ray interrogation
Roof tile