Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Liquid crystal display device
Sample analysis and/or sample processing system
Dynamic data caches, decoders and decoding methods
Beaconing and superframe structure for millimeter wave wireless technologies
Method and apparatus for detecting an intermittent path to a storage system
Phospholipid-based powders for drug delivery
Automatically capturing images that include lightning
  Randomly Featured Patents
Method and system for encoding a signal for wireless communications
Tape drive control apparatus
Lift system implementing velocity-based feedforward control
Charger for cellular phone battery
Method of using a doppler catheter
Polishing slurries and methods for chemical mechanical polishing
Anticorrosive oil composition
Boot puller
Long distance telephonic access assembly and method for conducting telephonic transactions
Two piece cradle latch, handle barrier locking insert and cover interlock for circuit breaker