Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Systems and methods for implementing multi-application tabs and tab sets
Method and apparatus for optimizing paging in a communication network
Portable electric circular saw
Apparatus and method for phase synchronization in radio frequency transmitters
Methods and devices for enforcing network access control utilizing secure packet tagging
Changing a system clock rate synchronously
Stretchable elastic laminate having increased CD elongation zones and method of production
  Randomly Featured Patents
Inversion polymerization process for producing vinyl resins using coated reactors
Cover for an electrical receptacle
Universal land mobile receiver IF system
Card carrying business communication product and method of producing same
Water-cooled V-type engine with two cylinders
Soundproofing cover for engine generator
Convective thermal blanket
Method for driving a fluorescent lamp and an inverter circuit for performing such a method
Small-size piping coupling joint
Wall mounted indirect lighting fixture