Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Glycosyltransferase promoter
System and method for providing program recommendations through multimedia searching based on established viewer preferences
Wireless communication system, associated methods and data structures
High frequency vertical spring probe
Method and apparatus for prioritizing data transfer
Spray drying vancomycin
Auto-aligning spectroscopy system
  Randomly Featured Patents
Asymmetrical RF drive for electrode of plasma chamber
Thermally conductive sheet and substrate mounting device including same
Proteins from yeast host strains with defects in N-glycosylation
Hardware apparatus and method having video/audio encoding and multiplexing functionality
Rod examination gauge
Word recognizing system
Method of and apparatus for inspection of coatings on surfaces
In-situ soil heating press/vapor extraction system
Optical printed circuit board blank, a kit and a method of making an optical printed circuit board