Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Method and laser receiver for acoustically indicating a laser beam
Antimony and germanium complexes useful for CVD/ALD of metal thin films
Method for producing an adhesive fastening element made of plastic
Boring machine
Regulating a supply voltage provided to a load circuit
Aggregating completion messages in a sideband interface
System and method for providing dynamic navigation through a property to a selected destination
  Randomly Featured Patents
Surface-consistent minimum-phase deconvolution
Endless rubber track having guide lugs with guide lug support layer, and vehicle containing such track
Quick release mechanism with integrated/attached multi-tool
Fire-retardant compound, a process for producing said fire-retardant compound and a fire-retarded thermoplastic resin composition including said fire-retardant compound
Part of a container
Bicycle electrical wiring support apparatus
Method for manufacturing bleached mechanical and chemithermomechanical pulp
System for recording and/or reproducing four channel signals on a record disc
Spray Device