Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Managing device functionality during predetermined conditions
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Piano keyboard with key touch point detection
Synergistic fungicidal interactions of 5-fluorocytosine and other fungicides
Using rule induction to identify emerging trends in unstructured text streams
Method and apparatus for providing charging status information to subscriber of communication service
Provision of downlink packet access services to user equipment in spread spectrum communication network
  Randomly Featured Patents
Bar code printability gauge
Fault tolerance software system with periodic external self-test failure detection
Particle binders
Compliant intermediate transfer roller with flexible mount
Method for mixing liquid in a container and the container for carrying out the method
Procaterol stabilization
Methods and apparatus for optimizing shell mapping techniques using an approximated power cost function
Housing for electrical and data wire management
Structure used in seawater, copper alloy wire or bar forming the structure, and method for manufacturing the copper alloy wire or bar
Reduced-viscosity concentrated protein formulations