Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Intelligent sensor network
High performance data transport system and method
Method of providing user-tailored entertainment experience at hospitality location and hospitality media system thereof
Substituted phenylsulfur trifluoride and other like fluorinating agents
Power conversion device for electric vehicle
Rupture resistant system
Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
  Randomly Featured Patents
Personal dispensing system
Apparatus, method, and computer readable medium thereof capable of pre-storing data for generating self-shadow of a 3D object
Scanning optical system and a scanning optical apparatus
Storage management process, storage management apparatus, and computer-readable medium storing storage management program
Papaya ringspot virus replicase gene
High altitude airships
Reference layer openings
PLL control circuit of optical disc apparatus, and recording medium having recorded thereon program for controlling the optical disc apparatus
Miniature rose plant named `Morcarlet`
Nonaqueous preparation for percutaneous absorption containing nonsteroidal anti-inflammatory analgesic