Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Method and apparatus for controllable communication
Fuel-based injection control
Cellulose ester compositions having low birefringence and films made therefrom
Cache memory control device, semiconductor integrated circuit, and cache memory control method
Liquid crystal display and method of driving the same
Buckle (tube)
Request routing based on class
  Randomly Featured Patents
Loader attachment pivot pin assembly
Storage case
Barbecue grill
Inhalant for reducing stress and method of use
Multi-bank multi-port architecture
Sliding analogue clock
Microphoto lysis-anlaysis process to measure cell characteristics
Low-pressure gas discharge lamp comprising a UV-B phosphor
Protein kinases
High voltage generating circuits including a transformerless voltage multiplier