Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Avalanche photodiodes having accurate and reproductible amplification layer
Stepped delay control of integrated switches
Solar powered charging shelter and system and method thereof
Methods and compositions for improved F-18 labeling of proteins, peptides and other molecules
Clamp for fence panels
Defected ground plane inductor
Devices and methods for the production of coaxial microfibers and nanofibers
  Randomly Featured Patents
High density memory module using stacked printed circuit boards
Display rack with viewer for flooring samples
Programmable logic device including multipliers and configurations thereof to reduce resource utilization
Systemic treatment of psoriasis using certain salicylates
Data writing method for non-volatile memory module and memory controller and memory storage apparatus using the same
Hydraulic turbocharger pedestal seal
Method for visually adjusting a pinch roll for magnetic card transport system
Palletized storage method and apparatus
Waste gas disposal apparatus
Impact test apparatus