Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Signal judgment method, signal judgment apparatus, program, and signal judgment system
Integrated circuit with electromagnetic intrachip communication and methods for use therewith
Denial of service (DoS) attack prevention through random access channel resource reallocation
Generating a representation of an object of interest
Mass spectrometry device and method using ion-molecule reaction ionization
Piezoelectric device and fabricating method thereof
Transmission channel for ultrasound applications
  Randomly Featured Patents
Accessible electronic storage apparatus for use with support frame
Transparent thermal recording medium
Light ray radiation device for use in medical treatment of the nose and throat passages
Frame casting
Window construction and components
Contact and terminal assembly for a brush wear indicator
Cellulose hydrate-based flat or tubular film
Calculating predictive technical indicators
Method and apparatus for detecting a terrain-masked helicopter
Oil cooler oil pump assembly for an internal combustion engine