Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Fixture for camera attachments
Enhanced claims damage estimation using aggregate display
Combination of a microorganism and a phytosphingosine derivative, composition, methods of use
Method and system for detecting target objects
Login security with short messaging
Snapshot isolation support for distributed query processing in a shared disk database cluster
Braided pull tug pet toy
  Randomly Featured Patents
Emulator circuit, a controller for a switched mode power supply, and a switched mode power supply
Counter/divider apparatus
Hand-held electronic writing tool
Device for self-measurement of interpupillary distance
Document feeding apparatus and image reading apparatus
Power semiconductor device
Anhydrous cosmetic composition in the form of a soft paste and process for the preparation thereof
System and method of acoustic detection and location of audible alarm devices
Particulate solids cracking apparatus