Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Keyswitch controller
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
Tap and linking module TDO register, gating for TCK and TMS
Data processor with virtual machine management
Method and device for authenticating transmitted user data
Apparatus and method for connection control with media negotiation successful on different media formats
Methods and apparatus for determining a phase error in signals
  Randomly Featured Patents
Liquid sampling device
Printer with vacuum platen having bimetallic valve sheet providing selectable active area
Reducing overheads of a protocol data unit in a wireless communication system
Gapless aerosol valve actuator
Center of gravity level
Display panel for use with an image reading device
Imaging system for a head-mounted display
Articulated optical coupler
Homogeneous iron based powder mixtures free of segregation
Inorganic porous membrane