Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Wireless communication system, associated methods and data structures
Instantaneous single click perpetual date mechanism
Carbonate and carbamate modified forms of glucocorticoids in combination with .beta..sub.2 adrenergic agonists
Highly stable electrolytic water with reduced NMR half line width
Electronic device
Buck converter having reduced ripple under a light load
Method and apparatus for radio antenna frequency tuning
  Randomly Featured Patents
Data management system for an analyzing apparatus
Polishing method and apparatus
Forklift truck
Traction device for vehicle tires
Aliphatic hydrocarbon group-containing resin composition for cationic electrocoating and cationic electrocoating composition
Steering column and ignition lock for motor vehicle
Golf tool
Method of continuously monitoring controlled temperature units
EMC intense electric field antenna
Methods of modifying ablumenal/lumenal stent coating thicknesses