Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Remote computer management using network communications protocol that enables communication through a firewall and/or gateway
Bus bar edge structure of electric junction box
Linear actuator and method of manufacturing linear actuator including a deaerating step
Temporal and spatial shaping of multi-channel audio signals
Anti-reflection film and display device including the same, and manufacturing method of anti-reflection film and master film therefor
Task allocation multiple nodes in a distributed computing system
Multi-wavelength optical source generator
  Randomly Featured Patents
Espresso machine
Surgical fastener for applying a large staple through a small delivery port
Exercise device
Cylindrical body and method and apparatus for making same
Retaining device for a multi-stage sprocket assembly
Games and game playing implements that include magnets
Cycloconverter generator
Modulated video waveform generator
Adjustable scaffold used with concrete-receiving forms