Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Circuit design approximation
Method of forming an isolation structure
Method and apparatus for complementing an instrument panel by utilizing augmented reality
Mobile terminal device capable of more effectively utilizing operation portions, conductive portion, operation detecting unit, power supply unit, and signal processing unit
Fuel cell system, and electric vehicle equipped with the fuel cell system
Method and apparatus for radio antenna frequency tuning
LED illumination systems
  Randomly Featured Patents
Combined mobile imaging and scanning machine for radiation detection
Integrally-layered polymeric membranes and method of use
Diamond cutting member and method of making the same
Multifunctional tool
High gain GaN/AlGaN heterojunction phototransistor
Luggage having enhanced clothing and accouterment carrying capabilities in an accessible configuration
Glow discharge tube for spectral-analytical tests
Projection system
Handle for a floor machine or other device
Array substrate, liquid crystal display device having the same, and manufacturing method thereof