Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Plants and seeds of corn variety CV577261
Method and apparatus for detecting and tracking vehicles
Apparatus and method for categorizing services using canonical service descriptions
Stable file system
LO generation with deskewed input oscillator signal
Electrical conduit containing a fire-resisting thermoplastic composition
Discharge lamp lighting circuit
  Randomly Featured Patents
Workstring and a method for gravel packing
Header position control with forward contour prediction
Digital video optical inspection apparatus and method for vertically sectioning an object's surface
Convection heater with heating elements arranged in a stair step configuration
Pocket knife
Environmental condition measurement system
Transmitting apparatus, receiving apparatus, communication system, transmission method, reception method, and communication method
Method of fabricating sintered nuclear fuel compact
Polymerizable thioacrylate compositions and optical lenses with a high refractive index obtained from said compositions
Privacy entitlement protocols for secure data exchange, collection, monitoring and/or alerting