Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Lighting fixture
Vehicle speed verification system and method
Communication terminal device, and recording medium
Multiplanar image displays and media formatted to provide 3D imagery without 3D glasses
Baseball player stationery tab
Method for production of fermentable sugars from biomass
Carbon dioxide capture system and methods of capturing carbon dioxide
  Randomly Featured Patents
Adjustable gauge wheel for a planter
Three-piece solid golf ball
Conveyor slat connector and connection method
Surface mounting pin grid arrays
Interconnect material for solid oxide fuel cell and process for the preparation thereof
Temporal proximity to verify physical proximity
Emergency brake of elevator
Magnetic tape recording/reproducing device and magnetic tape recording/reproducing system
Methods for making semiconductor packages with leadframe grid arrays
Highly linear variable-gain low noise amplifier