Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Method and apparatus for prioritizing data transfer
Information retrieval system, information retrieval method, and information retrieval program
Rewriting branch instructions using branch stubs
Integrated bug tracking and testing
Image processing apparatus and image processing method
Method of fabricating display device
Packaging for socks
  Randomly Featured Patents
Ornament for burial monuments
Card holding device
Video camera
Phenylethylamine derivatives
Method and apparatus for performing laser CVD
Automatic urine disposal device and urine receptacle used therefor
Pyrrolo [2,3-c] pyridine derivatives
Footwear upper
Circuit for preventing doming of cathode ray tube
Ferrofluid thrust and radial bearing assembly