Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Implantable device
Image forming system, printing control method, and program
Nacelle cover
Apparatus and methods for inventory, sale, and delivery of digitally transferable goods
Vacuum cleaner filter adapter ring
Information display device and program storing medium
Signal processing and tiered signal encoding
  Randomly Featured Patents
Illumination optical apparatus and projection type display apparatus
Apparatus including a loudspeaker unit, loudspeaker unit, and housing for a loudspeaker unit
Grading apparatus
Liquid crystal display with SiO.sub.x N.sub.y inclusive multilayer black matrix
Chest with drawers
Spring clip light fixture connector
Voltage regulation circuit
Circuit for controlling current switching in multiple inductive loads, with single current detector, particularly for windings of step motors
Bisbiphenylacylphosphine oxide and preparation method therefore