Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Trash bag retention device
Digital photographing apparatus
Method and apparatus for communicating electronic service guide information in a satellite television system
Formwork release composition and use thereof
3,7-diamino-10H-phenothiazine salts and their use
Traffic flow analysis mitigation using a cover signal
Snapshots in de-duplication
  Randomly Featured Patents
Method of making symmetrical blocking high voltage breakdown semiconductor device
Apparatus for forming a cup-shaped cage
Nonvolatile semiconductor memory device and its manufacturing method
High purity alditol diacetals, free from organic solvent traces and processes for preparing same
Miniature hard disk drive having linear loud-beam suspension and thin voice coil motor
Method and display panel for displaying color image
Process of preparing tetrahydroindazolyl-benzoxazines
Lactide-containing polymer and medical material
Plate holding devices for offset duplicator
Rod cutter with exchangeable cutters