Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Assessing social risk due to exposure from linked contacts
Non-transitory computer readable medium storing program for executing print image processing system
Compositions and methods for modification of biomolecules
Storage system, data backup method, and system restarting method of a storage system incorporating volatile and nonvolatile memory devices
Extension device and information processing system including the same
Grounded electrode for a plasma processing apparatus
  Randomly Featured Patents
Wideband cable downstream protocol
Apparatus for improving door security
Bimetallic sensor mount for axles
Abnormal clock detector and abnormal clock detecting apparatus
Composite circuit breaker
Battery charging device and method thereof
Chemical compounds
Medical apparatus for analyzing electrical signals from a patient
Biological information detecting device