Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Power supply device
Methods for determining decoding order in a MIMO system with successive interference cancellation
Methods and compositions related to glucocorticoid receptor antagonists and breast cancer
Catalytic pyrolysis using UZM-44 aluminosilicate zeolite
Network attachment for IMS systems for legacy CS UE with home node B access
Light-emitting diode package and method for manufacturing the same
Pyroelectric detector, pyroelectric detection device, and electronic instrument
  Randomly Featured Patents
Plug-type connector
Video signal recording apparatus which receives a digital progressive scan TV signal and switches the progressive signal frame by frame alternately
System and method for dynamic modification of class files
Data transfers with bar codes
Vehicle bed covers
Fluid flow sensing system
Article of footwear
Monolithic microwave integrated circuit broadband mixer
Nonaqueous electrolyte composition for improving overcharge safety and lithium battery using the same
Nested motor, reduction motor reduction gear and pump with selectable mounting options