Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Method and apparatus to select a profile of a digital communication line
Compositions of PD-1 antagonists and methods of use
Interlock apparatus for vacuum circuit breaker
Structure of circuit board and method for fabricating the same
Information display
Process for the production of an acylation catalyst
  Randomly Featured Patents
Multi-branch junction overwrap
Control devices for reversible flow variable capacity hydraulic machines
Graphic input apparatus
Lens fixer device for scanner
Split stator segment manufacturing method
HTTP distributed remote user authentication system
Stabilized pharmaceutical product
Controlled toilet flushing system
Selective focus system for use in photography
Multilayer optical recording medium