Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Discharge lamp lighting circuit
Question and answer system wherein experts are associated with models and have response rates that are associated with time intervals
Wake-up radio system
Methods and systems for motion estimation with nonlinear motion-field smoothing
Lock monitoring
Sample chamber for laser ablation inductively coupled plasma mass spectroscopy
Semiconductor IC including pulse generation logic circuit
  Randomly Featured Patents
Sliding window assembly
Piezoelectric electroacoustic transducers of the bi-laminar flexural vibrating type
Communication system employing paired power amplifiers and drift compensation feedback control loops
Ink cartridge and image forming apparatus including the same
Apparatus for quenching metallic ring-shaped workpieces
Skateboard deck construction
Well logging method and apparatus for determining gas and diffusion coefficient using NMR
Broadhead with fixed parallel blade
Multi-vane centrifugal fan
Method for treating the upper layer of a body of water