Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Memristive junction with intrinsic rectifier
5-lipoxygenase-activating protein (FLAP) inhibitors
Field of view matching in a visual prosthesis
Automatically capturing images that include lightning
Preserving privacy of digital communication information
  Randomly Featured Patents
Airfoil performance modification using synthetic jet actuators
Process for the production of nitriles
System and method for identifying access point
Production of 2,2-disubstituted propiolactones
Sustained release pesticide compositions and process for making same
Water valve for dental handpiece
Current limit circuit
Covering sheet having minute unevenness on the surface thereof, methods of producing said sheet and a molding using said sheet
Exposure method and apparatus
Method and apparatus for washing stock suspensions by removing undesired material through an endless wire