Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Localizing a java GUI application without source code modification and rebuilding
Record carrier and apparatus for scanning the record carrier
Method and apparatus for reducing soot particles in the exhaust gas of an internal combustion engine
Airbag module case
Percussive augmenter of rotary drills for operating as a rotary-hammer drill
Low profile mounting system
  Randomly Featured Patents
Ultrasonic and infrared transmitter with tunable carrier frequency
Semiconductor device having a plurality of stacked semiconductor chips on a wiring board
Scale with display
System with cable mode converter
Method and an apparatus for controlling glow plugs in a diesel engine, particularly for motor-vehicles
Method for controlling output pressure of an engine oil pump
Method of optimizing patient outcome from cardiac resynchronization therapy
Door latch
Permanently stabilized polyurethanes
Dimmer adaptable to either two or three active wires