Resources Contact Us Home
Highly-integrated flash memory and mask ROM array architecture

Image Number 2 for United States Patent #6687154.

A memory cell device is achieved. The memory cell device comprises a first transistor having gate, drain, and source. A second transistor has gate, drain, and source. The first transistor drain is coupled to an array bit line. The second transistor source is coupled to an array source line. The first transistor source is coupled to the second transistor drain. The first transistor and the second transistor comprise one Flash transistor and one mask ROM transistor. The programmed state of the mask ROM transistor can be read.

  Recently Added Patents
Lens system
Multi-chip package with a supporting member and method of manufacturing the same
Switchable memory diodes based on ferroelectric/conjugated polymer heterostructures and/or their composites
Encoding and/or decoding memory devices and methods thereof
Graphical user interface for interpreting the results of image analysis
Computerized apparatus for identifying industries for potential transfer of a job function
Vending machine
  Randomly Featured Patents
Modulation method for signal crosstalk mitigation in electrostatically driven devices
Hydroprocessing reactor with extended operating life
Gas turbine rotor
Candidate chaser
Bearing assembly with built-in absolute encoder
Image extracting apparatus, image extracting method, and image extracting program
DLP projector
Method, access point device and peripheral devices for low complexity dynamic persistence mode for random access in a wireless communication system
System for controlling the transmission power of a base station with which a number of mobile stations are in communication
Device and method for nondestructive inspection on semiconductor device