Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Sharing arbiter










Image Number 13 for United States Patent #6675246.

The Sharing arbiter is an arbiter which, under certain conditions, permits two or more Done signals to be received before the Sharing arbiter issues a grant signal and, under certain conditions, is permitted to issue more than one grant signal before receiving a Done signal. A Sharing arbiter can be implemented by adding a queue onto the Done input of a Sequencer arbiter. In a Sharing arbiter with a Sharing-number of N and K request inputs, the Sharing arbiter is permitted to issue M grant signals concurrently if M input requests have been received (where M.ltoreq.K and M.ltoreq.N) without enforcing mutual exclusion between the grants if at least M Done signals have also been received. Where less than M Done signals have been received (P Done signals, for example), the Sharing arbiter arbitrates among the M input requests and is permitted to issue P grant signals concurrently.








 
 
  Recently Added Patents
Method and composition for attracting arthropods by volatizing an acid
Quantum dot template for fast and simultaneous detection of different infectious agents
Method, apparatus, and system for energy efficiency and energy conservation including dynamic cache sizing and cache operating voltage management for optimal power performance
Multi-band dipole antenna
Method for identifying bacteria in a sample
Associating objects in databases by rate-based tagging
Perspective runway system
  Randomly Featured Patents
Producing glass sheets of required curved shape
Visual effects for recording tape cassettes
Solderless electrical connector
System and method for recording and reporting consumer monetary commentary
Plain bearing composite material, use thereof and production methods therefor
Stove
Ever-ready camera case
Method and apparatus for selecting a format in which to re-encode a quantized image
Apparatus and method for encoding/decoding signal
Conditioning circuit for use with I.sup.2 L and ISL logic arrays embodying two power supplies