Resources Contact Us Home
Imaging of pixel defects in digital detectors

Image Number 4 for United States Patent #6661456.

A method and apparatus for displaying an image generated by at least one detector of an imaging unit are disclosed herein. The method includes creating a pixel map identifying locations of bad pixels in an array of pixels in the image detected by the at least one detector, linking the pixel map to the image, and providing for selective display of the pixel map. Bad pixels behave from a group including pixels which do not respond electrically and pixels which are statistically different from surrounding pixels in the array of pixels. The apparatus includes an imaging unit for generating x-rays which pass through a body of interest, at least one detector unit for detecting the x-rays, and a processing unit for identifying bad pixels within the detected image.

  Recently Added Patents
Print control server, print controlling method, and print control program
Therapeutic compositions and methods
System for determining movement properties of a guided vehicle
Integrated control system for stability control of yaw, roll and lateral motion of a driving vehicle using an integrated sensing system to determine longitudinal velocity
Fuel cell module, manufacturing method thereof and unit containing several of the latter
Apparatus and method for foreground detection
  Randomly Featured Patents
Communication apparatus for transmitting and receiving communication signals through common transmission line
Polarizing plate and liquid crystal display device
Facsimile apparatus having magnetic tape recording apparatus for data storage
Knife holder
Waste energy hot water heater
Glass size compositions, coated glass fibers and reinforced thermoplastics
Catalyst for producing alpha, beta-ethylenically unsaturated aliphatic monocarboxylic acid and method of making said catalyst
Double-sideband suppressed-carrier radar to null near-field reflections from a first interface between media layers
Nonvolatile memory element, and nonvolatile memory device
Low-consumption power-on reset circuit for semiconductor memories